index - Equipe Secure and Safe Hardware

 

Dernières publications

Chargement de la page

Mots clés

Security Field Programmable Gates Array FPGA Logic gates Hardware security Power-constant logic Memory Controller Linearity Side-Channel Analysis Receivers Formal methods Fault injection attack Robustness Magnetic tunneling FPGA CRT Field programmable gate arrays Sensors Voltage Side-channel attacks Signal processing algorithms Side-Channel Attacks Differential power analysis DPA Neural networks Computational modeling Random access memory EMFI Masking countermeasure PUF Internet of Things Masking Simulation Protocols Image processing Electromagnetic Costs Fault injection Training CPA Information leakage Loop PUF AES ASIC Routing Authentication Process variation TRNG Elliptic curve cryptography Aging SoC GSM STT-MRAM Side-Channel Analysis SCA Randomness Reverse engineering Reliability Dynamic range Asynchronous OCaml Mutual Information Analysis MIA Intrusion detection Temperature sensors Reverse-engineering Switches Differential Power Analysis DPA 3G mobile communication Cryptography Defect modeling Hardware Security and privacy Estimation Countermeasure SCA MRAM RSA Machine learning Writing Application-specific VLSI designs Coq Fault attacks Side-channel attack Side-channel attacks SCA Formal proof Filtering Energy consumption Circuit faults Gem5 DRAM Lightweight cryptography FDSOI Transistors Convolution Security services Dual-rail with Precharge Logic DPL Side-channel analysis Countermeasures Embedded systems Magnetic tunnel junction Confusion coefficient Resistance Power demand

 

Documents avec texte intégral

217

Références bibliographiques

435

Open access

41 %

Collaborations