index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

RSA Sécurité Side-Channel Attacks Loop PUF STT-MRAM Protocols Neural networks Circuit faults Defect modeling Security and privacy Confusion coefficient Internet of Things Intrusion detection Hardware Elliptic curve cryptography Dual-rail with Precharge Logic DPL Fault injection attack Training ASIC Mutual Information Analysis MIA Robustness Computational modeling Magnetic tunneling Electromagnetic Machine learning Voltage FDSOI Signal processing algorithms Side-channel attacks SCA Security services Asynchronous Masking Side-Channel Analysis SCA Authentication Process variation CPA Power-constant logic Differential power analysis DPA Security Masking countermeasure Routing Variance-based Power Attack VPA Random access memory Costs Spin transfer torque Energy consumption OCaml Power demand Writing Cryptography SCA Lightweight cryptography DRAM Steadiness Tunneling magnetoresistance Resistance AES Receivers MRAM Dynamic range Field programmable gate arrays Side-Channel Analysis 3G mobile communication CRT Countermeasure Formal proof Countermeasures Formal methods Coq Switches Aging Image processing Fault injection Temperature sensors Transistors Differential Power Analysis DPA Estimation Field Programmable Gates Array FPGA Hardware security Side-channel analysis Simulation Sensors Application-specific VLSI designs Magnetic tunnel junction TRNG Information leakage Filtering PUF Side-channel attacks Reliability FPGA SoC Convolution Linearity Reverse engineering Side-channel attack Logic gates Randomness GSM Reverse-engineering

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations