

## **ELECTRONIC**

## Damien Prêle

## ▶ To cite this version:

Damien Prêle. ELECTRONIC. Master. Electronic, Hanoi, Vietnam. 2014, pp.115. cel-00843641v2

## HAL Id: cel-00843641 https://cel.hal.science/cel-00843641v2

Submitted on 18 Jan 2015 (v2), last revised 12 Apr 2023 (v10)

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# **ELECTRONIC**

# Master of Space and Applications

UE 12.6 - USTH-EA-M1

Master co-habilitated both by:

University of Science and Technology of Hanoi

PARIS DIDEROT Paris Diderot University

## Damien Prêle

damien.prele@apc.univ-paris-diderot.fr

2013 - 2014

# **CONTENTS**

1	Acti	ive filters	6
	1.1	Introduction	6
	1.2	Filter parameters	6
		1.2.1 Voltage transfer function	6
		1.2.2 S plane (Laplace domain)	8
		1.2.3 Bode plot (Fourier domain)	9
	1.3	Cascading filter stages	12
		1.3.1 Polynomial equations	13
		1.3.2 Filter Tables	17
		1.3.3 The use of filter tables	19
		1.3.4 Conversion from low-pass filter	19
	1.4	Filter synthesys	21
		1.4.1 Sallen-Key topology	21
	1.5	Amplitude responses	24
		1.5.1 Filter specifications	24
		1.5.2 Amplitude response curves	25
	1.6	Switched capacitor filters	28
		1.6.1 Switched capacitor	28
		1.6.2 Switched capacitor filters	29
Tu	toria	al S	33
	1.7	First order passive filter	33
	1.8	±	33
		7 1 07	34
	1.10		34
	1.11		35
		O P	35
	1.13	The state of the s	35
		1.13.1 Low pass-filter synthesis	35
		1.13.2 Removing harmonics frequencies	36
Pr	actic	eal Work	38
		1	38
	1.15	Removing harmonics frequencies	39

2	DC/	/DC converters	41
	2.1	Introduction	41
		2.1.1 Advantages/Disadvantages	41
		2.1.2 Applications	42
	2.2	DC/DC converters	42
		2.2.1 <i>Buck</i> converters	42
		2.2.2 <i>Boost</i> converters	44
		2.2.3 <i>Buck-boost</i> inverting converters	44
		2.2.4 <i>Flyback</i> converters	45
	2.3	Control	46
		2.3.1 Feedback regulation	46
		2.3.2 Voltage regulation	46
Tu	toria		48
	2.4	DC/DC converter and duty cycle	48
	2.5	Triangle wave oscillator for PWM	48
	2.6	Preparation of the practical work	49
		2.6.1 Triangle wave oscillator under a single $V_{CC}$ power supply	49
		2.6.2 Comparator	50
		2.6.3 Switching transistor	50
		2.6.4 DC/DC buck converter	51
		2.6.5 Voltage regulation	51
Dr	actic	eal Work	54
11		Pulse Width Modulation (PWM)	54
	2.8	Transistor driver	
		Waveform signals in a <i>buck</i> converter	
		Voltage regulation	
	2.10	voltage regulation	30
3	Pha	se Locked Loop	57
3		se Locked Loop  Introduction	<b>57</b> 57
3		•	
3	3.1	Introduction	57
3	3.1	Introduction	57 57
3	3.1	Introduction	57 57 58
3	3.1 3.2	Introduction	57 57 58 61
3	3.1 3.2	Introduction	57 57 58 61 62
3	3.1 3.2 3.3	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	57 57 58 61 62 62 63
3	3.1 3.2 3.3	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	57 58 61 62 62 63 63
3	3.1 3.2 3.3	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	57 58 61 62 62 63 63
	3.1 3.2 3.3 3.4	$\begin{array}{c} \text{Introduction} \\ \text{Description} \\ 3.2.1  \text{Phase detector/comparator} \\ 3.2.2  \text{Voltage Control Oscillator - VCO} \\ \text{Frequency range} \\ 3.3.1  \text{Lock range } 2\Delta f_L \\ 3.3.2  \text{Capture range } 2\Delta f_C \\ \text{Frequency response} \\ 3.4.1  \text{One pole loop filter} \\ 3.4.2  \text{One pole - one zero loop filter} \\ \end{array}$	57 57 58 61 62 62 63 63 64 65
	3.1 3.2 3.3 3.4	$\begin{array}{c} \text{Introduction} \\ \text{Description} \\ 3.2.1  \text{Phase detector/comparator} \\ 3.2.2  \text{Voltage Control Oscillator - VCO} \\ \text{Frequency range} \\ 3.3.1  \text{Lock range } 2\Delta f_L \\ 3.3.2  \text{Capture range } 2\Delta f_C \\ \text{Frequency response} \\ 3.4.1  \text{One pole loop filter} \\ 3.4.2  \text{One pole - one zero loop filter} \\ \mathbf{al} \\ \end{array}$	57 57 58 61 62 62 63 63 64 65
	3.1 3.2 3.3 3.4	$\begin{array}{c} \text{Introduction} \\ \text{Description} \\ 3.2.1  \text{Phase detector/comparator} \\ 3.2.2  \text{Voltage Control Oscillator - VCO} \\ \text{Frequency range} \\ 3.3.1  \text{Lock range } 2\Delta f_L \\ 3.3.2  \text{Capture range } 2\Delta f_C \\ \text{Frequency response} \\ 3.4.1  \text{One pole loop filter} \\ 3.4.2  \text{One pole - one zero loop filter} \\ & \\ \text{Frequency Shift Keying (FSK) demodulation} \\ \end{array}$	57 57 58 61 62 62 63 64 65 <b>67</b>
	3.1 3.2 3.3 3.4	$\begin{array}{c} \text{Introduction} \\ \text{Description} \\ 3.2.1  \text{Phase detector/comparator} \\ 3.2.2  \text{Voltage Control Oscillator - VCO} \\ \text{Frequency range} \\ 3.3.1  \text{Lock range } 2\Delta f_L \\ 3.3.2  \text{Capture range } 2\Delta f_C \\ \text{Frequency response} \\ 3.4.1  \text{One pole loop filter} \\ 3.4.2  \text{One pole - one zero loop filter} \\ & \\ \textbf{Il} \\ \text{Frequency Shift Keying (FSK) demodulation} \\ 3.5.1  \text{VCO tuning} \\ & \\ \end{array}$	57 57 58 61 62 63 63 64 65 <b>67</b> 68
	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5	$\begin{array}{c} \text{Introduction} \\ \text{Description} \\ 3.2.1  \text{Phase detector/comparator} \\ 3.2.2  \text{Voltage Control Oscillator - VCO} \\ \text{Frequency range} \\ 3.3.1  \text{Lock range } 2\Delta f_L \\ 3.3.2  \text{Capture range } 2\Delta f_C \\ \text{Frequency response} \\ 3.4.1  \text{One pole loop filter} \\ 3.4.2  \text{One pole - one zero loop filter} \\ \textbf{al} \\ \text{Frequency Shift Keying (FSK) demodulation} \\ 3.5.1  \text{VCO tuning} \\ 3.5.2  \text{Loop filter and PLL response} \\ \end{array}$	57 57 58 61 62 63 63 64 65 <b>67</b> 68 68
	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5	$\begin{array}{c} \text{Introduction} \\ \text{Description} \\ 3.2.1  \text{Phase detector/comparator} \\ 3.2.2  \text{Voltage Control Oscillator - VCO} \\ \text{Frequency range} \\ 3.3.1  \text{Lock range } 2\Delta f_L \\ 3.3.2  \text{Capture range } 2\Delta f_C \\ \text{Frequency response} \\ 3.4.1  \text{One pole loop filter} \\ 3.4.2  \text{One pole - one zero loop filter} \\ \textbf{al} \\ \text{Frequency Shift Keying (FSK) demodulation} \\ 3.5.1  \text{VCO tuning} \\ 3.5.2  \text{Loop filter and PLL response} \\ \text{PLL as a frequency multiplier} \\ \end{array}$	577 578 611 622 633 634 6465 <b>67</b> 6768 6869
	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5	Introduction	577 578 611 622 633 644 655 <b>677</b> 688 699 699
	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	577 578 611 622 633 634 645 6767 688 699 699
	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5	Introduction	577 578 611 622 633 644 655 <b>677</b> 688 699 699
Tu	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	577 578 611 622 633 634 645 6767 688 699 699
Tu	3.1 3.2 3.3 3.4 <b>toria</b> 3.5 3.6	Introduction Description 3.2.1 Phase detector/comparator 3.2.2 Voltage Control Oscillator - VCO Frequency range 3.3.1 Lock range $2\Delta f_L$ 3.3.2 Capture range $2\Delta f_C$ Frequency response 3.4.1 One pole loop filter 3.4.2 One pole - one zero loop filter 3.4.2 One pole - one zero loop filter 3.5.1 VCO tuning 3.5.1 VCO tuning 3.5.2 Loop filter and PLL response PLL as a frequency multiplier 3.6.1 PLL with one pole - one zero loop filter 3.6.2 Loop with multiplication 3.6.3 Frequency synthesizes $\frac{\partial F}{\partial t} = \frac{\partial F}{\partial t$	577 578 61 62 63 63 64 65 <b>67</b> 67 68 69 69 70 71
Tu	3.1 3.2 3.3 3.4 <b>toria</b> 3.5 3.6	Introduction Description 3.2.1 Phase detector/comparator 3.2.2 Voltage Control Oscillator - VCO Frequency range 3.3.1 Lock range $2\Delta f_L$ 3.3.2 Capture range $2\Delta f_C$ Frequency response 3.4.1 One pole loop filter 3.4.2 One pole - one zero loop filter 3.4.2 One pole - one zero loop filter 3.5.1 VCO tuning 3.5.1 VCO tuning 3.5.2 Loop filter and PLL response PLL as a frequency multiplier 3.6.1 PLL with one pole - one zero loop filter 3.6.2 Loop with multiplication 3.6.3 Frequency synthesizes $\frac{\partial F}{\partial t} = \frac{\partial F}{\partial t$	577 577 588 61 622 633 644 65 <b>677</b> 688 699 700 71
Tu	3.1 3.2 3.3 3.4 <b>toria</b> 3.5 3.6	Introduction  Description $3.2.1$ Phase detector/comparator $3.2.2$ Voltage Control Oscillator - VCO  Frequency range $3.3.1$ Lock range $2\Delta f_L$ $3.3.2$ Capture range $2\Delta f_C$ Frequency response $3.4.1$ One pole loop filter $3.4.2$ One pole - one zero loop filter  al  Frequency Shift Keying (FSK) demodulation $3.5.1$ VCO tuning $3.5.2$ Loop filter and PLL response  PLL as a frequency multiplier $3.6.1$ PLL with one pole - one zero loop filter $3.6.2$ Loop with multiplication $3.6.3$ Frequency synthesizes <b>cal Work</b> Frequency Shift Keying (FSK) demodulation $3.7.1$ FSK modulation using the function generator	577 577 588 61 62 63 63 64 65 <b>67</b> 68 69 70 71 <b>72</b>
Tu	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5 3.6	Introduction Description 3.2.1 Phase detector/comparator 3.2.2 Voltage Control Oscillator - VCO Frequency range 3.3.1 Lock range $2\Delta f_L$ 3.3.2 Capture range $2\Delta f_C$ Frequency response 3.4.1 One pole loop filter 3.4.2 One pole - one zero loop filter 3.4.2 One pole - one zero loop filter 3.5.1 VCO tuning 3.5.1 VCO tuning 3.5.2 Loop filter and PLL response PLL as a frequency multiplier 3.6.1 PLL with one pole - one zero loop filter 3.6.2 Loop with multiplication 3.6.3 Frequency synthesizes $\frac{\partial F}{\partial t} = \frac{\partial F}{\partial t$	577 577 588 611 622 633 634 655 677 678 688 699 7071 7272
Tu	3.1 3.2 3.3 3.4 <b>ttoria</b> 3.5 3.6	Introduction	577 577 588 611 622 633 633 644 655 677 688 699 7071 7272 7272

		3.8.3	Frequency synthesizes	75
	4.1 4.2	Ampli 4.2.1 Ampli 4.3.1 4.3.2	n luction tude modulation Modulation index tude demodulation Envelope demodulation Product demodulation	77 79 80 80
	4.4	4.4.1 4.4.2 4.4.3 4.4.4 4.4.5	le Side Bande Amplitude Modulation	88 89 89 89
Pr	actic	al Wor	k	92
		4.5.1 4.5.2 4.5.3 4.5.4	tude modulation as a simple multiplication	92 93 93
A	Poly	ynomia	als filter tables	95
В	Free	quency	response of polynomial filters	97
C	TL0	81 Dat	a Sheet	99
D	LM	311 Da	ta Sheet	101
E	Zen	er diod	les Data Sheet	102
F	BDY	X54 Da	ta Sheet	103
G	Rec	tifier D	ata Sheet	104
Н	LM	158 Dat	ta Sheet	105
I	CD4	1046 Da	ata Sheet	106
J	CD4	1018 Da	ata Sheet	108
K	AD6	33 Dat	a Sheet	110
L	Sign	ıal dioc	le Data Sheet	115

# **FOREWORD**

 $T^{\rm HE}$  present document consists of four parts. The first one is devoted to **filters**, while the second one deals with **DC/DC converter**, the third one discusses the **phase locked loop** and the last the **modulation**. For convenience of the readers the work is organized so that each part is self-contained and can be read independently. These four electronic systems are chosen because they are representative of critical elements encountered in spacecraft; wether for power supply or for data transmission.

# **ACTIVE FILTERS**

## 1.1 Introduction

A filter performs a **frequency-dependent signal processing**. A filter is generally used to select a useful frequency band out from a wide band signal (example: to isolate station in radio receiver). It is also used to remove unwanted parasitic frequency band (example: rejection of the 50-60 Hz line frequency or DC blocking). Analogue to digital converter also require anti-aliasing low-pass filters.

The most common filters are low-pass, high-pass, band-pass and band-stop (or notch if the rejection band is narrow) filters :




Figure 1.1: Transfer function of ideal filter: Fixed gain in the pass band and zero gain everywhere else; transition at the cutoff frequency.

To do an electronic filter, **devices which have frequency-dependent electric parameter as L and C impedances** are necessary. The use of these reactive impedances\* into a voltage bridge is the most common method to do a filtering; this is called passive filtering. **Passive (R,L,C) filter is used at high frequencies** due to the low L and C values required. But, **at frequency lower than 1 MHz, it is more common to use active filters made by an operational amplifier** in addition to R and C with reasonable values. Furthermore, active filter parameters are less affected<sup>†</sup> by source and load impedances than passive one.

## 1.2 Filter parameters

## 1.2.1 Voltage transfer function

**Passive low-pass filter example:** a first order low-pass filter is made by R-C or L-R circuit as a voltage divider with frequency-dependent impedance. Capacitor impedance  $(Z_C = \frac{1}{iC\omega})$  decreases at high fre-

<sup>\*</sup>A reactive impedance is a purely imaginary impedance.

<sup>&</sup>lt;sup>†</sup>Active filter allows to separate the filter parameters with those matching impedance.

quency\* while inductor impedance  $(Z_L = jL\omega)$  increases. Capacitor is then put across output voltage and inductor between input and output voltage (Fig. 1.2) to perform low pass filtering.




Figure 1.2: Passive low-pass filter: first order R-C, first order L-R and second order L-C.

**Generalization:** whatever impedances  $Z_x$  of the voltage bridge shown in figure 1.3, voltage transfer functions H are generalized as expression 1.1 by calculating the divider's voltage ratio using Kirchhoff's voltage law<sup>†</sup>.




Figure 1.3: Impedance bridge voltage divider.

$$H(\omega) = \frac{v_{out}}{v_{in}} = \frac{Z_2}{Z_1 + Z_2}$$
 (1.1)

Voltage transfer functions of filters given in figure 1.2 are then expressed as:

$$H_{RC} = \frac{Z_C}{R + Z_C} = \frac{\frac{1}{jC\omega}}{R + \frac{1}{jC\omega}} \qquad \Longrightarrow \qquad \boxed{H_{RC} = \frac{1}{1 + jRC\omega}}$$
 (1.2)

cut-off frequency 
$$\equiv |H_{RC}| = \frac{1}{\sqrt{2}} \rightarrow RC\omega_c = 1 \rightarrow f_c = \frac{1}{2\pi RC}$$

$$H_{LR} = \frac{R}{R + Z_L} = \frac{R}{R + jL\omega} \qquad \Longrightarrow \qquad H_{LR} = \frac{1}{1 + j\frac{L}{R}\omega} \qquad (1.3)$$

$$H_{LR} = \frac{R}{R + Z_L} = \frac{R}{R + jL\omega} \qquad \Longrightarrow \qquad H_{LR} = \frac{1}{1 + j\frac{L}{R}\omega}$$

$$H_{LC} = \frac{Z_C}{Z_L + Z_C} = \frac{\frac{1}{jC\omega}}{jL\omega + \frac{1}{jC\omega}} \qquad \Longrightarrow \qquad H_{LC} = \frac{1}{1 - LC\omega^2}$$

$$(1.3)$$

A filter can also be used to convert a current to a voltage or a voltage to a current in addition to a simple filtering <sup>‡</sup>. Considering for example the first R-C low-pass filter in figure 1.2. We can define

<sup>\*</sup>angular frequency  $\omega = 2\pi f$ 

<sup>&</sup>lt;sup>†</sup>The sum of the voltage sources in a closed loop is equivalent to the sum of the potential drops in that loop:  $v_{in} = Z_1 \times Z_1$  $\frac{v_{out}}{} + v_{out}$ 

iin="iout

<sup>&</sup>lt;sup>†</sup>To filter a current, two impedances in parallel are require: current divider. In our example without load impedance  $i_{in} = i_{out}$ . Current transfer function  $\frac{"i_{out}"}{i_{in}}$  is then always equal to 1.

trans-impedance transfer function  $\frac{v_{out}}{i_{in}}$  and the trans-admittance transfer function  $\frac{"i_{out}"}{v_{in}}$ :

$$\frac{v_{out}}{i_{in}} = \frac{v_{out}}{"i_{out}"} = Z_C = \frac{1}{jC\omega}$$
 — Integrator (1.5)

$$\frac{v_{out}}{i_{in}} = \frac{v_{out}}{"i_{out}"} = Z_C = \frac{1}{jC\omega} \longrightarrow \text{Integrator}$$

$$\frac{"i_{out}"}{v_{in}} = \frac{1}{R + Z_C} = \frac{1}{R + \frac{1}{jC\omega}} = \frac{jC\omega}{1 + jRC\omega} \longrightarrow \text{High-pass filter}$$

$$(1.5)$$

## 1.2.2 S plane (Laplace domain)

Due to the fact that L and C used in filter design has complex impedance, filter transfer function H can be represented as a function of a complex number s:

$$s = \sigma + j\omega \tag{1.7}$$

Frequency response and stability information can be revealed by plotting in a complex plane (s plane) roots values of H(s) numerator (zero) and denominator (pole).

- **Poles** are values of s such that transfer function  $|H| \to \infty$ ,
- **Zeros** are values of *s* such that transfer function |H| = 0.

Considering the band-pass filter of the figure 1.4, the transfer function  $H_{LCR} = \frac{v_{out}}{v_{in}}$  is given by equation 1.8.




Figure 1.4: Passive band-pass LCR filter.

$$H_{LCR}(s) = \frac{R}{R + Ls + \frac{1}{Cs}} = \boxed{\frac{RCs}{1 + RCs + LCs^2}}$$
 (1.8)

The order of the filter (Fig. 1.4) is given by the degree of the denominator of the expression 1.8. A zero corresponds the numerator equal to zero. A pole is given by the denominator equal to zero. Each pole provides a -20dB/decade slope of the transfer function; each zero a + 20 dB/decade \*. Zero and pole can be real or complex. When they are complex, they have a conjugate pair †.

Expression 1.8 is characterized by a zero at s = 0 and two conjugate poles obtained by nulling it's denominator (eq. 1.9)<sup>‡</sup>.

$$0 = 1 + RCs + LCs^2 \xrightarrow{discri.} \Delta = (RC)^2 - 4LC \xrightarrow{roots} s_p = \frac{-RC \pm \sqrt{(RC)^2 - 4LC}}{2LC}$$
(1.9)

The two complex conjugate roots§ are the poles  $s_{p_1}$  and  $s_{p_2}$  given on 1.10.

$$s_{p_{1,2}} = \frac{-R}{2L} \pm j\sqrt{\frac{1}{LC} - \left(\frac{R}{2L}\right)^2}$$
 (1.10)

 $<sup>*</sup>H[dB] = 20 \log H[lin]$  and a decade correspond to a variation by a factor of ten in frequency. A times 10 ordinate increasing on a decade (times 10 abscissa increasing) correspond to a 20dB/decade slope on a logarithmic scale or also 6dB/octave. A 20dB/decade then correspond to a transfer function decreasing by a factor of 10 on a decade

 $<sup>^\</sup>dagger$ each conjugate pair has the same real part, but imaginary parts equal in magnitude and opposite in signs

<sup>&</sup>lt;sup>‡</sup>The roots (zeros) of a polynomial of degree 2 (quadratic function)  $ax^2 + bx + c = 0$  are  $x = \frac{-b \pm \sqrt{\Delta}}{2a}$  where the discriminant is  $\Delta = b^2 - 4ac$   $\sqrt[9]{\sqrt{x < 0}} = i\sqrt{|x|}$ 

The natural angular frequency  $\omega_0$  is the module of the pole :

$$\omega_0 = |s_{p_{1,2}}| = \frac{1}{\sqrt{LC}} \tag{1.11}$$

In a s plane, pole and zero allow to locate where the magnitude of the transfer function is large (near pole), and where it is small (near zero). This provides us understanding of what the filter does at different frequencies and is used to study the stability. Figure 1.5 shows pole ( $\clubsuit$ ) and zero ( $\bullet$ ) in a s plane.




Figure 1.5: Pole ( $\bigstar$ ) and zero ( $\bullet$ ) representation of the RLC filter (Fig. 1.4) into the *s* plane.

A causal linear system is stable if real part of all poles is negative. On the s plane, this corresponds to a pole localization at the left side (Fig. 1.6).




Figure 1.6: Stable if all poles are in the left hand *s* plane (*i.e.* have negative real parts).

### 1.2.3 Bode plot (Fourier domain)

The most common way to represent the transfer function of a filter is the Bode plot. Bode plot is usually a combination of the magnitude |H| and the phase  $\phi$  of the transfer function on a log frequency axis. Using the LCR band-pass filter (figure 1.4 example), the magnitude\* and the phase<sup>†</sup> of the expression 1.8 (rewrite with unity numerator in 1.12) are respectively given by expressions 1.13 and 1.14. To do this, Fourier transform is used (harmonic regime) instead of Laplace transform: s is replaced by  $j\omega$ .

$$H_{LCR} = \frac{jRC\omega}{1 + jRC\omega - LC\omega^2} = \frac{1}{1 + j\left(\frac{L\omega}{R} - \frac{1}{RC\omega}\right)}$$
(1.12)

$$|H_{LCR}| = \frac{1}{\sqrt{1 + \left(\frac{L\omega}{R} - \frac{1}{RC\omega}\right)^2}}$$
(1.13)

$$\phi_{LCR} = \arg(H_{LCR}) = -\arctan\left(\frac{L\omega}{R} - \frac{1}{RC\omega}\right)$$
 (1.14)

<sup>\*</sup>Absolute value or module

<sup>&</sup>lt;sup>†</sup>Argument

**Numerical Application :** L = 1 mH, C = 100 nF and R = 100  $\Omega$ 

• The natural \* frequency  $f_0 = \frac{1}{2\pi\sqrt{IC}} = \frac{10^5}{2\pi} \approx 16 \ kHz$ 

The band-pass filter could be see as a cascading high and a low-pass filter:

- The high pass-filter cutoff frequency  $f_{c1} = \frac{R}{2\pi L} = f_0$
- The low pass-filter cutoff frequency  $f_{c2} = \frac{1}{2\pi RC} = f_0$

The Bode diagram of this band-pass filter is plotted on figure 1.7.




Figure 1.7: Bode plot of the LCR band-pass filter figure 1.4.

Whatever the numerical application,  $f_0 = \sqrt{f_{c1}f_{c2}}$  but  $f_0$ ,  $f_{c1}$  and  $f_{c2}$  are not necessarily equal.

In this numerical application  $f_0=f_{c1}=f_{c2}$  (Fig 1.7). This correspond to a particular case where the quality factor  $Q=\frac{1}{R}\sqrt{\frac{L}{C}}=\frac{1}{100}\sqrt{\frac{10^{-3}}{10-7}}=1$ . For other numerical application (i.e.  $Q\neq 1$ ),  $f_0$  is different than  $f_{c1}$  and  $f_{c2}$  (Fig 1.8).

#### Quality factor Q

Quality factor Q is a dimensionless parameter which indicates how much is the sharpness of a multi-pole filter response around its cut-off (or center  $^{\dagger}$ ) frequency. In the case of a band-pass filter, its expression 1.15 is the ratio of the center frequency to the -3 dB bandwidth (BW) and is given for series and parallel LCR circuit.

$$Q = \frac{f_0}{BW} \Big|_{\text{band-pass filter}}$$

$$= \frac{1}{R} \sqrt{\frac{L}{C}} \Big|_{\text{series LCR}}$$

$$= R \sqrt{\frac{C}{L}} \Big|_{\text{parallel LCR}}$$
(1.15)

Quality factor is directly proportional to the **selectivity** of a band-pass filter (Fig. 1.8):

<sup>\*</sup>In the case of band-pass filter, *natural frequency* is also called *resonance frequency* or *center frequency*. This is the frequency at which the impedance of the circuit is purely resistive.

<sup>†</sup>for a band-pass filter

- $Q < \frac{1}{2} \rightarrow damped and wide band filter$
- $Q > \frac{1}{2} \rightarrow \text{resonant and narrow band filter}$

We can again rewrite expression 1.12 by using now natural frequency  $f_0$  and quality factor Q:

$$H_{LCR} = \frac{jRC\omega}{1 + jRC\omega - LC\omega^2} = \frac{j\frac{1}{Q}\frac{\omega}{\omega_0}}{1 + j\frac{1}{Q}\frac{\omega}{\omega_0} - \frac{\omega^2}{\omega_0^2}} = \frac{j\frac{1}{Q}\frac{f}{f_0}}{1 + j\frac{1}{Q}\frac{f}{f_0} - \frac{f^2}{f_0^2}} = \frac{1}{1 + jQ\left(\frac{f}{f_0} - \frac{f_0}{f}\right)}$$
(1.16)

 $\text{with} \quad RC = \frac{1}{Q}\frac{1}{\omega_0} \quad , \quad Q = \frac{1}{R}\sqrt{\frac{L}{C}} \quad , \quad \omega_0 = 2\pi f_0 = \frac{1}{\sqrt{LC}} \quad \text{and} \quad \omega = 2\pi f.$ 




Figure 1.8: Bode plot of a band-pass filter - Q = 0.01; 0.1; 0.25; 0.5; 1; 2; 4; 10; 100 (*i.e.*  $\zeta$  = 50; 5; 2; 1; 0.5; 0.25; 0.125; 0.05; 0.005).

## Damping factor $\zeta$

Damping factor  $\zeta$  is generally used in the case of low and hight-pass filter (Low Q) when Q is used in the case of narrow band-pass filter, resonator and oscillator (High Q).

$$\zeta = \frac{1}{2Q} \tag{1.17}$$

The more damping the filter has, the flatter is its response and likewise, the less damping the filter has, the sharper is its response :

- $\zeta < 1 \rightarrow \text{steep cutoff}$
- $\zeta = 1 \rightarrow \text{critical damping}$
- $\zeta > 1 \rightarrow \text{slow cutoff}$

Expression 1.12 may be rewritten using damping factor :

$$H_{LCR} = \frac{jRC\omega}{1 + jRC\omega - LC\omega^2} = \frac{j2\zeta\frac{\omega}{\omega_0}}{1 + j2\zeta\frac{\omega}{\omega_0} - \frac{\omega^2}{\omega_0^2}}$$
(1.18)

## 1.3 Cascading filter stages

Circuit analysis by applying Kirchhoff's laws (as before) is usually only used for first and second order filter. For a higher order of filtering, network synthesis approach may be used. A polynomial equation expresses the filtering requirement. Each first and second order filter elements are then defined from continued-fraction expansion of the polynomial expression. In practice, to avoid saturation, highest Q stage is placed at the end of the network.




Figure 1.9: Cascading filter stages for higher-order filters.

It exists different type of polynomial equations from which the filter is mathematically derived. These type of filters are Butterworth, Bessel, Chebyshev, inverse Chebyshev, elliptic Cauer, Bessel, optimum Legendre, etc.

- **Butterworth** filter is known as the <u>maximally-flat filter</u> as regards to the flatness in the pass-band. The attenuation is simply -3 dB at the cutoff frequency; above, the slope is -20dB/dec per order (n).
- Chebychev filter has a steeper rolloff\* just after the cutoff frequency but ripple in the pass-band. The cutoff frequency is defined as the frequency at which the response falls below the ripple band †. For a given filter order, a steeper cutoff can be achieved by allowing more ripple in the pass-band (Chebyshev filter transient response shows overshoots).
- **Bessel** filter is characterized by <u>linear phase response</u>. A constant-group delay is obtained at the expense of pass-band flatness and steep rolloff. The attenuation is -3 dB at the cutoff frequency.
- **elliptic Cauer** (non-polynomials) filter has a very fast transition between the pass-band and the stop-band. But it has ripple behavior in both the passband and the stop-band (not studied after).
- **inverse Chebychev Type II** filter is not as steeper rolloff than Chebychev but it has no ripple in the passband but in the stop band (not studied after).
- **optimum Legendre** filter is a tradeoff between moderate rolloff of the Butterworth filter and ripple in the pass-band of the Chebyshev filter. Legendre filter exhibits the maximum possible rolloff consistent with monotonic magnitude response in the pass-band.

<sup>\*</sup>rolloff = transition from the pass band to the stop band.

<sup>&</sup>lt;sup>†</sup>The cutoff frequency of a Tchebyshev filter is not necessarily defined at - 3dB.  $f_c$  is the frequency value at which the filter transfer function is equal to  $\frac{1}{\sqrt{1+\epsilon^2}}$  but continues to drop into the stop band.  $\epsilon$  is the ripple factor. Chebyshev filter is currently given for a given  $\epsilon$  ( $20\log\sqrt{1+\epsilon}$ ) in [dB].

## 1.3.1 Polynomial equations

Filters are syntheses by using a  $H_0$  DC gain and a polynomial equations  $P_n$ , with n the order of the equation, and then, of the filter. The transfer function of a synthesized low-pass filter is  $H(s) = \frac{H_0}{P_n\left(\frac{s}{\omega_c}\right)}$  with  $\omega_c$  the cutoff angular frequency.

## **Butterworth polynomials**

Butterworth polynomials are obtained by using expression 1.19:

$$P_n(\omega) = B_n(\omega) = \sqrt{1 + \left(\frac{\omega}{\omega_c}\right)^{2n}}$$
 (1.19)

The roots\* of these polynomials occur on a circle of radius  $\omega_c$  at equally spaced points in the *s* plane :




Figure 1.10: Pole locations of  $1^{st}$ ,  $2^{nd}$ ,  $3^{rd}$ ,  $4^{th}$  and  $5^{th}$  order Butterworth filter.

Poles of a 
$$H(s)H(-s) = \frac{H_0^2}{1 + \left(\frac{-s^2}{\omega_c^2}\right)^n}$$
 low pass filter transfer function module are specified by: 
$$\frac{-s_x^2}{\omega_c^2} = (-1)^{\frac{1}{n}} = e^{j\frac{(2x-1)\pi}{n}} \quad \text{with} \quad x = 1, 2, 3, ..., n$$
 (1.20)

The denominator of the transfer function may be factorized as:

$$H(s) = \frac{H_0}{\prod_{x=1}^{n} \frac{s - s_x}{\omega_c}}$$
 (1.21)

The denominator of equation 1.21 is a Butterworth polynomial in s. Butterworth polynomials are usually expressed with real coefficients by multiplying conjugate poles  $^{\dagger}$ . The normalized Butterworth polynomials has the form :

$$B_{0} = 1$$

$$B_{1} = s + 1$$

$$B_{n} = \prod_{x=1}^{\frac{n}{2}} \left[ s^{2} - 2s \cos\left(\frac{2x + n - 1}{2n}\pi\right) + 1 \right] \qquad \text{n is even}$$

$$= (s + 1) \prod_{x=1}^{\frac{n-1}{2}} \left[ s^{2} - 2s \cos\left(\frac{2x + n - 1}{2n}\pi\right) + 1 \right] \qquad \text{n is odd}$$

$$(1.22)$$

### Chebyshev polynomials

Chebyshev polynomials are obtained by using expression 1.23:

<sup>\*</sup>Roots of  $B_n$  are poles of the low-pass filter transfer function H(s).

<sup>†</sup> for example  $s_1$  and  $s_n$  are complex conjugates

 $<sup>^{\</sup>ddagger}$ normalized :  $\omega_c$  = 1 and  $H_0$  = 1

$$P_n = T_n = \begin{cases} \cos(n\arccos(\omega)) & |\omega| \le 1\\ \cosh(n\operatorname{arcosh}(\omega)) & |\omega| \ge 1 \end{cases}$$
 (1.23)

where the hyperbolic cosine function  $\cosh(x) = \cos(jx) = \frac{e^x + e^{-x}}{2}$ . From the two first values  $T_0 = 1$  and  $T_1 = \omega$ , Chebyshev polynomials  $T_n(\omega)$  could be recursively obtained by using expression 1.24:

$$T_{1} = \omega$$

$$T_{n} = 2\omega T_{n-1} - T_{n-2} \begin{cases} T_{2} = 2\omega^{2} - 1 \\ T_{3} = 4\omega^{3} - 3\omega \\ T_{4} = 8\omega^{4} - 8\omega^{2} + 1 \end{cases}$$
(1.24)

Chebyshev low-pass filter frequency response is generally obtained by using a slightly more complex expression than for a Butterworth one :

$$|H(s)| = \frac{H'_0}{\sqrt{1 + \epsilon^2 T_n^2 \left(\frac{\omega}{\omega_c}\right)}}$$
(1.25)

where  $\epsilon$  is the ripple factor \*. Even if  $H_0' = 1$ , magnitude of a Chebyshev low-pass filter is not necessarily equal to 1 at low frequency ( $\omega = 0$ ). Gain will alternate between maxima at 1 and minima at  $\frac{1}{\sqrt{1+\epsilon^2}}$ .

$$T_n\left(\frac{\omega}{\omega_c} = 0\right) = \begin{cases} \pm 1 & n \text{ is even} \\ 0 & n \text{ is odd} \end{cases} \Rightarrow H\left(\frac{\omega}{\omega_c} = 0\right) = \begin{cases} \frac{1}{\sqrt{1 + \epsilon^2}} & n \text{ is even} \\ 1 & n \text{ is odd} \end{cases}$$
(1.26)

At the cutoff angular frequency  $\omega_c$ , the gain is also equal to  $\frac{1}{\sqrt{1+\epsilon^2}}$  (but  $\forall n$ ) and, as the frequency increases, it drops into the stop band.

$$T_n\left(\frac{\omega}{\omega_c} = 1\right) = \pm 1 \quad \forall n \quad \Rightarrow \quad H\left(\frac{\omega}{\omega_c} = 1\right) = \pm \frac{1}{\sqrt{1 + \epsilon^2}} \quad \forall n$$
 (1.27)

Finally, conjugate poles  $s_x$  (equation 1.28  $^{\dagger}$ ) of expression 1.25 are obtained by solving equation  $0 = 1 + \epsilon^2 T_n^2$ :

$$s_{x} = \sin\left(\frac{2x - 1}{n} \frac{1}{2\pi}\right) \sinh\left(\frac{1}{n}\operatorname{arcsinh}\frac{1}{\epsilon}\right) + j\cos\left(\frac{2x - 1}{n} \frac{1}{2\pi}\right) \cosh\left(\frac{1}{n}\operatorname{arcsinh}\frac{1}{\epsilon}\right)$$
(1.28)

Using poles, transfer function of a Chebyshev low-pass filter is rewritten as equation 1.25:

$$H(s) = \begin{cases} \frac{\frac{1}{\sqrt{1+\epsilon^2}}}{\prod_{x=1}^{n} \frac{s-s_x}{\omega_c}} & n \text{ is even} \\ \frac{1}{\prod_{x=1}^{n} \frac{s-s_x}{\omega_c}} & n \text{ is odd} \end{cases}$$
(1.29)

## **Bessel polynomials**

Bessel polynomials are obtained by using expression 1.30:

$$P_{n} = \theta_{n} = \sum_{x=0}^{n} s^{x} \frac{(2n-x)!}{2^{n-x}x!(n-x)!} \begin{cases} \theta_{1} = s+1 \\ \theta_{2} = s^{2}+3s+3 \\ \theta_{3} = s^{3}+6s^{2}+15s+15 \end{cases}$$
(1.30)

 $<sup>^*\</sup>epsilon$  = 1 for the other polynomials filter and is then not represented

<sup>&</sup>lt;sup>†</sup>Poles are located on a centered ellipse in *s* plane; with real axis of length  $\sinh\left(\frac{1}{n}\arcsin \frac{1}{\epsilon}\right)$  and imaginary axis of length  $\cosh\left(\frac{1}{n}\arcsin \frac{1}{\epsilon}\right)$ .

Bessel low-pass filter frequency response is given by expression 1.31 and is also given for n = 2 (delay normalized second-order Bessel low-pass filter).

$$\frac{\theta_n(0)}{\theta_n\left(\frac{s}{\omega_c}\right)} \quad \Longrightarrow \quad \frac{3}{\left(\frac{s}{\omega_c}\right)^2 + 3\frac{s}{\omega_c} + 3} = \frac{1}{\frac{1}{3}\left(\frac{s}{\omega_c}\right)^2 + \frac{s}{\omega_c} + 1}$$
(1.31)

However, Bessel polynomials  $\theta_n$  have been normalized to unit delay at  $\frac{\omega}{\omega_c} = 0$  (delay normalized) and are not directly usable for classical cutoff frequency at -3 dB standard (frequency normalized).

To compare this polynomials to the other one, the table 1.1 gives BCF factors for converting Bessel filter parameters to 3 dB attenuation at  $\frac{\omega}{\omega_c} = 1$ . These factors were used in preparing the frequency normalized tables given on Appendix I.

n	BCF
2	1.3616
3	1.7557
4	2.1139
5	2.4274
6	2.7034
7	2.9517
8	3.1796
9	3.3917

Table 1.1: Bessel conversion factor

By using BCF factor and for n = 2 we finally see in expression 1.32 the frequency response of a second order Bessel low pass filter:

$$H_2 = \frac{1}{\frac{BCF^2}{3} \left(\frac{s}{\omega_c}\right)^2 + BCF\frac{s}{\omega_c} + 1} \approx \frac{1}{0.618 \left(\frac{s}{\omega_c}\right)^2 + 1.3616\frac{s}{\omega_c} + 1}$$
(1.32)

Module and phase are deduced from the equation 1.32:

 $P_0(x) = 1$ 

$$|H_2| = \frac{1}{\sqrt{\left(1 - 0.618 \frac{\omega^2}{\omega_c^2}\right)^2 + \left(1.3616 \frac{\omega}{\omega_c}\right)^2}}$$

$$\phi = \arg(H_2) = -\arctan\left(\frac{1.3616 \frac{\omega}{\omega_c}}{1 - 0.618 \frac{\omega^2}{\omega_c^2}}\right)$$
(1.33)

Bessel filter is characterized by a linear phase response. Group delay could be studied by calculating:

$$\tau_g = -\frac{d\phi}{d\omega} \tag{1.34}$$

## Legendre polynomials

From the two first values  $P_0(x) = 1$  and  $P_1(x) = x$ , (as for Chebyshev) Legendre polynomials  $P_n(\omega^2)$  could be recursively obtained by using expression 1.35:

$$P_{n+1}(x) = x$$

$$P_{n+1}(x) = \frac{(2n+1)xP_n(x) - nP_{n-1}(x)}{n+1} \begin{cases} P_2(x) &= \frac{3x^2}{2} - \frac{1}{2} \\ P_3(x) &= \frac{5x^3}{2} - \frac{3x}{2} \\ P_4(x) &= \frac{35x^4}{8} - \frac{30x^2}{8} + \frac{3}{8} \\ \dots \end{cases}$$
(1.35)

From these polynomials, Legendre low-pass filter (expression 1.36) also called optimal filter are not directly defined from  $P_n$  but from optimal polynomials  $L_n(\omega^2)$  described on expressions 1.37.

$$H(\omega) = \frac{1}{\sqrt{1 + L_n(\omega^2)}}$$

$$L_n(\omega^2) = \begin{cases} \int_{-1}^{2\omega^2 - 1} \left(\sum_{i=0}^k a_i P_i(x)\right)^2 dx & n = 2k + 1 \text{ is odd} \\ \int_{-1}^{2\omega^2 - 1} (x + 1) \left(\sum_{i=0}^k a_i P_i(x)\right)^2 dx & n = 2k + 2 \text{ is even} \end{cases}$$

$$\begin{cases} n \text{ is odd} & \forall k & a_0 = \frac{a_1}{3} = \frac{a_2}{5} = \dots = \frac{a_i}{2i+1} = \frac{1}{\sqrt{2}(k+1)} \\ a_0 = a_2 = a_4 = \dots = a_i = 0 \end{cases}$$

$$\begin{cases} n \text{ is even} & \begin{cases} a_1 = \frac{a_3}{3} = \frac{a_5}{7} = \frac{a_5}{11} = \dots = \frac{a_i}{2i+1} = \frac{1}{\sqrt{2}(k+1)(k+2)} \\ a_0 = a_2 = a_4 = \dots = a_i = 0 \end{cases}$$

$$\begin{cases} a_0 = \frac{a_2}{5} = \frac{a_4}{9} = \dots = \frac{a_i}{2i+1} = \frac{1}{\sqrt{2}(k+1)(k+2)} \\ a_1 = a_3 = a_5 = \dots = a_{i-1} = 0 \end{cases}$$

$$(1.36)$$

Finally, optimal polynomials could be calculated

$$L_{0}(\omega^{2}) = 1$$

$$L_{1}(\omega^{2}) = \omega^{2}$$

$$L_{2}(\omega^{2}) = \omega^{4}$$

$$L_{3}(\omega^{2}) = \omega^{2} - 3\omega^{4} + 3\omega^{6}$$

$$L_{4}(\omega^{2}) = 3\omega^{4} - 8\omega^{6} + 6\omega^{8}$$

$$L_{5}(\omega^{2}) = \omega^{2} - 8\omega^{8} + 28\omega^{6} - 40\omega^{8} + 20\omega^{10}$$
...

Factorization of the overall attenuation function\*  $\sqrt{1 + L_n(\omega^2)}$  is given on Appendix I.

\*\* However, it is not so important † to know how found Butterworth, Chebyshev, Bessel or Legendre polynomials coefficients; but it is more useful to know how to use them to design efficient filters. This is why it exists a lot of filter tables to simplify circuit design based on the idea of cascading lower order stages to realize higher-order filters.

<sup>\*</sup>Attenuation function = denominator of a low pass filter

<sup>†</sup>for a filter designer point of view

#### 1.3.2 Filter Tables

Filter tables could give complex roots or normalized polynomials coefficients  $c_0$ ,  $c_1$ , ...,  $c_n$  with  $P_n = c_n s^n + c_{n-1} s^{n-1} + \cdots + c_1 s + c_0$ . However, more currently filter tables show factorized polynomials or directly normalized cutoff frequency (Scaling Factor - SF) and quality factor (Q) of each of stages for the particular filter being designed.

Some tables are now given using a Butterworth low-pass filter example.

#### Roots table

Some filter tables give complex roots of polynomials. Table 1.2 shows roots of Butterworth polynomials (they are obtained by using equation 1.22).

order n	σ	jω
1	-1	0
2	-0.7071	±0.7071
3	-0.5	±0.866
	-1	0
4	-0.3827	±0.9239
	-0.9239	±0.3827
5	-0.309	±0.951
	-0.809	±0.5878
	-1	0
6	-0.2588	±0.9659
	-0.7071	±0.7071
	-0.9659	±0.2588

7	-0.2225	±0.9749
	-0.6235	±0.7818
	-0.901	±0.4339
	-1	0
8	-0.1951	$\pm 0.9808$
	-0.5556	±0.8315
	-0.8315	±0.5556
	-0.9808	±0.1951
9	-0.1736	±0.9848
	-0.5	$\pm 0.866$
	-0.766	±0.6428
	-0.9397	±0.342
	-1	0

Table 1.2: Butterworth polynomials complex roots.

This table is also an indication of pole locations (in s plane) of low-pass filter having Butterworth polynomials as a transfer function denominator. Notice that  $\sigma$  is always negative (stability condition).

### Polynomials coefficients table

An other table, concerning polynomials, shows directly coefficients  $c_x$  of polynomials as shown in table 1.3 for Butterworth polynomials  $P_n = B_n = \sum_{x=0}^n c_x s^x = c_n s^n + c_{n-1} s^{n-1} + \dots + c_1 s + c_0$ .

n	$c_0$	$c_1$	$c_2$	$c_3$	$c_4$	$c_5$	$c_6$	$c_7$	<i>c</i> <sub>8</sub>	<i>c</i> <sub>9</sub>	$c_{10}$
1	1	1									
2	1	1.41	1								
3	1	2	2	1							
4	1	2.61	3.41	2.61	1						
5	1	3.24	5.24	5.24	3.24	1					
6	1	3.86	7.46	9.14	7.46	3.86	1				
7	1	4.49	10.1	14.59	14.59	10.1	4.49	1			
8	1	5.13	13.14	21.85	25.69	21.85	13.14	5.13	1		
9	1	5.76	16.58	31.16	41.99	41.99	31.16	16.58	5.76	1	
10	1	6.39	20.43	42.8	64.88	74.23	64.88	42.8	20.43	6.39	1

Table 1.3: Butterworth polynomials coefficients  $c_x$ .  $P_n = B_n = \sum_{x=0}^n c_x s^x = c_n s^n + c_{n-1} s^{n-1} + \dots + c_1 s + c_0$ .

However, polynomials are generally factored in terms of  $1^{st}$  and  $2^{nd}$  order polynomials; particularly to build cascading  $1^{st}$  and  $2^{nd}$  order filters.

#### Factored polynomials table

To cascade  $1^{st}$  and  $2^{nd}$  order filters (filter synthesis), a more useful table gives a **factored representation of polynomials** as the Butterworth quadratic factors in Table 1.4.

```
P_n = B_n
1
       s+1
2
       s^2 + 1.4142s + 1
       (s+1)(s^2+s+1)
3
       (s^2 + 0.7654s + 1)(s^2 + 1.8478s + 1)
4
       (s+1)(s^2+0.618s+1)(s^2+1.618s+1)
5
       (s^2 + 0.5176s + 1)(s^2 + 1.4142s + 1)(s^2 + 1.9319s + 1)
       (s+1)(s^2+0.445s+1)(s^2+1.247s+1)(s^2+1.8019s+1)
7
       (s^2 + 0.3902s + 1)(s^2 + 1.1111s + 1)(s^2 + 1.6629s + 1)(s^2 + 1.9616s + 1)
8
      \frac{(s+0.3652s+1)(s+1.1111s+1)(s+1.5623s+1)(s+1.5616s+1)}{(s+1)(s^2+0.3473s+1)(s^2+s+1)(s^2+1.5321s+1)(s^2+1.8794s+1)}
\frac{(s+1)(s^2+0.3473s+1)(s^2+s+1)(s^2+1.5321s+1)(s^2+1.8794s+1)}{(s^2+0.3129s+1)(s^2+0.908s+1)(s^2+1.4142s+1)(s^2+1.782s+1)(s^2+1.9754s+1)}
9
```

Table 1.4: Butterworth polynomials quadratic factors.

## Cutoff frequencies and quality factor table

Finally, an other useful table for filter designer is table which gives directly cutoff frequency and quality factor of each  $2^{nd}$  order filter. Table 1.5 gives frequency scaling factor and quality factor of Butterworth low-pass filter. A first order stage is just defined by a normalized cutoff frequency (SF) without quality factor (Q). Scaling factor is the ratio between the cutoff frequency of the considering stage and the cutoff frequency of the overall cascaded filter. In the particular case of Butterworth filter, the frequency scaling factor (SF) is always equal to one  $^{\ast}$ .

order n	151	stage	$2^{na}$	dstage	3**	stage	$4^{th}$	stage	$5^{th}$	stage
	SF	Q	SF	Q	SF	Q	SF	Q	SF	Q
1	1									
2	1	0.7071								
3	1	1	1							
4	1	0.5412	1	1.3065						
5	1	0.618	1	1.6181	1					
6	1	0.5177	1	0.7071	1	1.9320				
7	1	0.5549	1	0.8019	1	2.2472	1			
8	1	0.5098	1	0.6013	1	0.8999	1	2.5628		
9	1	0.5321	1	0.6527	1	1	1	2.8802	1	
10	1	0.5062	1	0.5612	1	0.7071	1	1.1013	1	3.1969

Table 1.5: Butterworth normalized cutoff frequency (Scaling Factor - SF) and quality factor (Q) for each stages.

<sup>\*</sup>each  $1^{st}$  and  $2^{nd}$  order filter have the same cutoff frequency than the Butterworth cascading filter has at the end. This is not the case for other polynomials filter as Chebyshev for which SF is often different than 1.

#### 1.3.3 The use of filter tables

To build, for example, a **second order Butterworth low-pass filter** we need to do the transfer function  $H(s) = \frac{H_0}{P_n\left(\frac{s}{\omega_c}\right)}$  where  $P_n$  is a second order Butterworth polynomials *i.e.*  $P_n = B_2$ .

Table 1.2 could be used to write  $B_2 = \left(\frac{s}{\omega_c} - r_1\right) \left(\frac{s}{\omega_c} - r_1^*\right)$  with  $r_1$  and  $r_1^*$  the two conjugate roots  $-0.7071 \pm j0.7071$ . The transfer function of the Butterworth low-pass filter could be expressed as equation 1.39.

$$H(s) = \frac{H_0}{B_2 \left(\frac{s}{\omega_c}\right)} = \frac{H_0}{\left(\frac{s}{\omega_c} + 0.7071 - j0.7071\right)\left(\frac{s}{\omega_c} + 0.7071 + j0.7071\right)}$$
(1.39)

The denominator development of the expression 1.39 give a quadratic form (expression 1.40) which clearly shows Butterworth polynomial coefficients given on table 1.3 and quadratic factors of table 1.4. It is also clear that expression 1.40 is similar to a classical representation of a transfer function with quality factor where SF and Q are finally what we can directly obtain from the table 1.5.

$$H(s) = \frac{H_0}{\left(\frac{s}{\omega_c}\right)^2 + 1.41 \frac{s}{\omega_c} + 1} = \frac{H_0}{1 + j\frac{1}{Q}\frac{f}{SFf_c} - \frac{f^2}{SF^2f_c^2}} \quad \text{with} \quad \begin{cases} SF = 1\\ Q = \frac{1}{1.41} = 0.7071 \end{cases}$$
(1.40)

Bode diagram of this low pass filter could be expressed as equation 1.41 and plotted as figure 1.11.

$$|H(\omega)| = \frac{1}{\sqrt{\left[1 - \left(\frac{\omega}{\omega_c}\right)^2\right]^2 + \left(1.41\frac{\omega}{\omega_c}\right)^2}} \quad \text{with} \quad H_0 = 1$$

$$\phi(\omega) = \arg(H) = -\arctan\frac{1.41\frac{\omega}{\omega_c}}{1 - \left(\frac{\omega}{\omega_c}\right)^2}$$
(1.41)




Figure 1.11: Bode plot of a second order Butterworth low-pass filter.

### 1.3.4 Conversion from low-pass filter

**Low-pass to high-pass filter** Filter tables give polynomials for low and high-pass filter. To obtain a high pass filter, a first order low pass filter transfer function  $\frac{H_0}{c_0+c_1s}$  becomes  $\frac{H_{\infty}s}{c_1+c_0s}$ ; and a second order low pass filter transfer function  $\frac{H_0}{c_0+c_1s+c_2s^2}$  becomes  $\frac{H_{\infty}s^2}{c_2+c_1s+c_0s^2}$ . Figure 1.12 shows low and high pass

filter with  $H_0$  and  $H_{\infty}$  \*.

$$H_{LP_1} = \frac{H_0}{c_0 + c_1 s} \qquad \Rightarrow \quad H_{HP_1} = \frac{H_\infty}{c_0 + c_1 / s}$$

$$H_{LP_2} = \frac{H_0}{c_0 + c_1 s + c_2 s^2} \qquad \Rightarrow \quad H_{HP_2} = \frac{H_\infty}{c_0 + c_1 / s + c_2 / s^2}$$
(1.42)

Low to high pass filter conversion:  $s \Rightarrow s^{-1}$ 




Figure 1.12:  $H_0$  the low frequency gain of a low-pass filter and  $H_{\infty}$  the high frequency gain of a high-pass filter.

**Band-pass filter** For band-pass filter, it exists specific tables which give specific coefficients given for different bandwidth (BW). However, a low pass filter transfer function could be converted in band-pass filter by replacing s by  $\frac{f_0}{BW} \left( s + s^{-1} \right)$ ; where  $\frac{f_0}{BW}$  is equal to the quality factor Q.

Low to band-pass filter conversion: 
$$s \Rightarrow Q(s+s^{-1})$$

**Band-reject filter** A low pass filter transfer function is converted in band-reject filter by replacing *s* by  $\frac{1}{\frac{f_0}{f_{DU}}(s+s^{-1})}$ .

Low to band-reject filter conversion: 
$$s \Rightarrow Q^{-1}(s+s^{-1})^{-1}$$

**Transposition** A synthesis of different transpositions ar reported in the table 1.6.

Filter type Conv.	Low-pass	High-pass	Band-pass	Band-reject
Normalized complex frequency	S	$s^{-1}$	$Q(s+s^{-1})$	$\frac{1}{Q} \frac{1}{s+s^{-1}}$
First order transfert function	$\frac{1}{C_0 + C_1 s}$	$\frac{1}{C_0 + C_1/s}$	$\frac{1}{C_0 + C_1 Q(s + s^{-1})}$	$\frac{1}{C_0 + \frac{C_1}{Q(s+s^{-1})}}$
Second order transfert function	$\frac{1}{C_0 + C_1 s + C_2 s^2}$	$\frac{1}{C_0 + C_1/s + C_2/s^2}$		

Table 1.6: Filter normalized transposition.

<sup>\*</sup>in practice, there is always a frequency limitation which constitute a low-pass filter, so that an ideal high-pass filter never exists and  $H_{\infty} \to 0$ . So, in the case of real high pass filter,  $H_{\infty}$  signifies more the gain just after the cut-off frequency than that at infinity.

1.4. FILTER SYNTHESYS

1. ACTIVE FILTERS

The transfer function is obtained by using filter table after determination of type and order. The next step is to determine a circuit to implement these filters.

## 1.4 Filter synthesys

It exists different topologies of filter available for filter synthesis. The most often used topology for an active realization is Sallen-Key topology (Fig. 1.13).

## 1.4.1 Sallen-Key topology

Sallen-Key electronic circuit (Fig. 1.13) is used to implement second order active filter.




Figure 1.13: Sallen-Key generic topology.

From Kirchhoff laws, transfer function of the generic Sallen-Key topology could be written as:

$$H_{SK} = \frac{H_0}{1 + \left[\frac{Z_1 + Z_2}{Z_4} + (1 - H_0)\frac{Z_1}{Z_3}\right] + \frac{Z_1 Z_2}{Z_3 Z_4}}$$
(1.43)

#### Sallen-Key low-pass filter

A low-pass filter is easily obtained from this circuit. Figure 1.14 shows a Sallen-Key low-pass filter.




Figure 1.14: Sallen-Key low-pass filter.

The transfer function of this Sallen-Key low-pass filter is given by equation 1.44.

$$\begin{split} H_{SK_{LP}} &= \frac{H_0}{1 + \left[ (R_1 + R_2)C_2 + R_1C_1(1 - H_0) \right] s + R_1R_2C_1C_2s^2} \\ &= \frac{H_0}{c_0 + c_1s + c_2s^2} \\ &= \frac{H_0}{1 + j\frac{1}{Q}\frac{f}{SFf_c} - \frac{f^2}{SF^2f_c^2}} \quad \text{with} \quad \begin{cases} SFf_c &= \frac{1}{2\pi\sqrt{R_1R_2C_1C_2}} \\ Q &= \frac{\sqrt{R_1R_2C_1C_2}}{(R_1 + R_2)C_2 + R_1C_1(1 - H_0)} \end{cases} \end{split}$$
(1.44)

This second order Sallen-Key filter can be used to realize one complex-pole pair in the transfer function of a low-pass cascading filter. Values of the Sallen-Key circuit could be chosen to correspond to a polynomials coefficients (as Butterworth, Chebyshev or Bessel...).

1.4. FILTER SYNTHESYS

1. ACTIVE FILTERS

#### Sallen-Key high-pass filter

To transform a low-pass filter to a high-pass filter, all resistors are replaced by capacitors and capacitors by resistors :




Figure 1.15: Sallen-Key high-pass filter.

The transfer function of this Sallen-Key high-pass filter is given by equation 1.45.

$$H_{SK_{HP}} = H_0 \frac{R_1 R_2 C_1 C_2 s^2}{1 + \left[R_1 (C_1 + C_2) + R_2 C_2 (1 - H_0)\right] s + R_1 R_2 C_1 C_2 s^2}$$

$$= \frac{H_0}{c_0 + \frac{c_1}{s} + \frac{c_2}{s^2}} = \frac{H_0 \frac{c_2}{c_0} s^2}{c_0 + \frac{c_1 c_2}{c_0} s + c_2 s^2}$$

$$= \frac{H_0 \frac{-f^2}{SF^2 f_c^2}}{1 + j \frac{1}{Q} \frac{f}{SF f_c} - \frac{f^2}{SF^2 f_c^2}} \quad \text{with} \quad \begin{cases} SF f_c = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}} \\ Q = \frac{\sqrt{R_1 R_2 C_1 C_2}}{R_1 (C_1 + C_2) + R_2 C_2 (1 - H_0)} \end{cases}$$

#### Sallen-Key band-pass filter

Band-pass filter could be obtained by placing in series a high and a low pass filter as illustrated in figure 1.16. Cut-off frequency of the low-pass filter need to be higher than the high-pass one; unless you want to make a resonant filter.




Figure 1.16: Cascading low and high-pass filter for band-pass filtering.

A possible arrangement of generic Sallen-Key topology in band-pass configuration is given in figure 1.17.




Figure 1.17: Sallen-Key band-pass filter.

But we can also found more complicated band-pass filter as figure 1.18 based on voltage-controlled voltage-source (VCVS) filter topology which gives the transfer function expressed in equation 1.46.

1.4. FILTER SYNTHESYS

1. ACTIVE FILTERS




Figure 1.18: Voltage-controlled voltage-source (VCVS) filter topology band-pass filter.

$$H_{VCVS_{BP}} = H_0 \frac{\frac{R_2 R_3 C_2}{R_1 + R_3} s}{1 + \frac{R_1 R_3 (C_1 + C_2) + R_2 R_3 C_2 + R_1 R_2 C_2 (1 - H_0)}{R_1 + R_3} s + \frac{R_1 R_2 R_3 C_1 C_2}{R_1 + R_3} s^2}$$

$$= \frac{H'_0 s}{c_0 + c_1 s + c_2 s^2} \quad \text{with} \quad H'_0 = H_0 \frac{R_2 R_3 C_2}{R_1 + R_3}$$

$$= \frac{H'_0 s}{1 + j \frac{1}{Q} \frac{f}{SF f_c} - \frac{f^2}{SF^2 f_c^2}} \quad \text{with} \quad \begin{cases} SF f_c = \frac{1}{2\pi} \sqrt{\frac{R_1 + R_3}{R_1 R_2 R_3 C_1 C_2}} \\ Q = \frac{\sqrt{(R_1 + R_3) R_1 R_2 R_3 C_1 C_2}}{R_1 R_3 (C_1 + C_2) + R_2 R_3 C_2 - R_1 R_2 C_2 (1 - H_0)} \end{cases}$$

$$(1.46)$$

#### Sallen-Key band-reject filter

Unlike the band-pass filter, a notch filter can not be obtained by a series connection of low and high-pass filters. But a summation of the output \* of a low and a high-pass filter could be a band-reject filter if cut-off frequency of the low-pass filter is lower than the high-pass one. This correspond to paralleling high and low-pass filter.

Band-reject filter could be obtained by placing in parallel a high and a low-pass filter as illustrated in figure 1.19.




Figure 1.19: Paralleling low and high-pass filter for band-reject filtering.

A band-reject filter is finally obtained by using circuit of figure 1.20. Parameters of this simplified Sallen-Key band reject filter is given by expression 1.47.

$$SFf_c = \frac{1}{2\pi\sqrt{RC}}$$

$$Q = \frac{1}{4 - 2H_0}$$
(1.47)

 $<sup>^*</sup>$ In practice it is not possible to connect two outputs each other without taking some precautions.




Figure 1.20: Sallen-Key band-reject filter.

#### **Amplitude responses** 1.5

#### Filter specifications 1.5.1

The more common filter specification is the roll-off rate which increases with the order \*. It is 20dB/decade per pole for hight and low-pass filter; per pair of poles/zeros for band-pass filter. Ripples in pass-band and stop-band need to be also specified. Around a cutoff frequency, these specifications could be also defined by 5 transfer function requirements:

- maximum amplitude  $|H|_{max}$
- pass-band cut-off frequency  $f_c$
- maximum allowable attenuation in the band-pass  $A_{max}$  ‡
- frequency at which stop-band begins  $f_s$
- minimum allowable attenuation in the stop-band  $A_{min}$

Figure 1.21 lets appear these various parameters in the case of a low pass filter :




Figure 1.21: Filter amplitude response limits.

<sup>\*</sup>The order of the filter is linked to the number of elements (first and second order filter) used in the network (Fig. 1.9).

<sup>†</sup>in the case of low-pass filter,  $|H|_{max} = H_0$  the DC gain and  $H_{\infty}$  in the case of high-pass filter  $|H|_{max}$ , is generally equal to 1.  $A_{max} = 3dB$  in the case of Butterworth or Bessel filter and  $A_{max} = \frac{1}{\sqrt{1+e^2}}$  for Chebyshev filter.

## 1.5.2 Amplitude response curves

Cebyshev filter has a steeper rolloff near the cutoff frequency when compared to Butterworth and Bessel filters. While, Bessel not exhibit a frequency dependance phase shift as Butterworth and Chebyshev filter. Butterworth is a good compromise as regards to the rolloff, while having a maximaly-flat frequency response. Finally, Legendre filter has the steeper rollof without ripple in the band pass. These kind of comparison between Butterworth, Chebyshev, Bessel and Legendre filter is outlined by figure 1.22 and tables 1.7 and 1.8.




Figure 1.22: Steepness and phase linearity filter comparison.

Properties Filter	Advantages	Disadvantages
Butterworth	Maximally flat magnitude	Overshoot and ringing in
	response in the pass-band	step response
Chebyshev	Better attenuation beyond	Ripple in pass-band. Even
	the pass-band	more ringing in step
		response
Bessel	Excellent step response	Even poorer attenuation
		beyond the pass-band
Legendre	Better rolloff without	pass-band not so flat
	ripple in pass-band	

Table 1.7: Butterworth, Chebyshev, Bessel and Legendre filter advantages/disadvantages.

Filter Properties	Butterworth	Chebyshev	Bessel	Legendre
roll-off rate for a	average	good	weak	average
given order				
group delay	good	bad	excellent	average
flatness of the	excellent	ripple in the	excellent	good
frequency response		pass-band		
transient response	good	average	excellent	good

Table 1.8: Butterworth, Chebyshev, Bessel and Legendre filter comparison.

The response of Butterworth, Chebyshev, Bessel and Legendre low-pass filter is compared. To do this, polynomial tables given in Appendix A are directly used as the low-pass filter **denominator** transfer function. Figure 1.23 shows for example the  $5^{th}$  order of Butterworth, Chebyshev, Bessel and Legendre polynomials as a denominator; only the module (expression 1.48) is plotted.

$$P_{5_{\text{Butterworth}}} = (s+1)(s^2+0.618s+1)(s^2+1.618s+1)$$

$$P_{5_{\text{Chebyshev}_{3dB}}} = (5.6328s+1)(2.6525s^2+0.7619s+1)(1.0683s^2+0.1172s+1)$$

$$P_{5_{\text{Bessel}}} = (0.665s+1)(0.3245s^2+0.6215s+1)(0.4128s^2+1.1401s+1)$$

$$P_{5_{\text{Legendre}}} = (2.136s+1)(1.0406s^2+0.3196s+1)(2.0115s^2+1.5614s+1)$$

$$|P_{5}| = \begin{cases} \sqrt{\left(\frac{f^2}{f_c^2}+1\right)\left(\left(\frac{f^2}{f_c^2}+1\right)^2+0.618^2\frac{f^2}{f_c^2}\right)\left(\left(\frac{f^2}{f_c^2}+1\right)^2+1.618^2\frac{f^2}{f_c^2}\right)} \\ \sqrt{\left(5.6328^2\frac{f^2}{f_c^2}+1\right)\left(\left(2.6525\frac{f^2}{f_c^2}+1\right)^2+0.7619^2\frac{f^2}{f_c^2}\right)\left(\left(1.0683\frac{f^2}{f_c^2}+1\right)^2+0.1172^2\frac{f^2}{f_c^2}\right)} \\ \sqrt{\left(0.665^2\frac{f^2}{f_c^2}+1\right)\left(\left(0.3245\frac{f^2}{f_c^2}+1\right)^2+0.6215^2\frac{f^2}{f_c^2}\right)\left(\left(0.4128\frac{f^2}{f_c^2}+1\right)^2+1.1401^2\frac{f^2}{f_c^2}\right)}} \\ \sqrt{\left(2.136^2\frac{f^2}{f_c^2}+1\right)\left(\left(1.0406\frac{f^2}{f_c^2}+1\right)^2+0.3196^2\frac{f^2}{f_c^2}\right)\left(\left(2.0115\frac{f^2}{f_c^2}+1\right)^2+1.5614^2\frac{f^2}{f_c^2}\right)}} \end{cases}$$

It clearly appears on figure 1.23 differences concerning frequency response between Butterworth, Chebyshev, Bessel and Legendre filters. All these filters has been plotted with a cutoff frequency referred to a -3dB attenuation. Thereby, despite the same order, Chebyshev filter has the faster rolloff, then come Legendre, Butterworth and the slower is the Bessel filter. Far after the cutoff frequency, the slope becomes the same for all  $5^{th}$  order filters ( $\propto f^{-5}$ ) but not the attenuation for a given  $\frac{f}{f_c}$ .




Figure 1.23: Frequency response of a Butterworth, Chebyshev, Bessel and Legendre  $5^{th}$  order low-pass filter around cutoff frequency and far after it. Dashed line represent a  $f^{-5}$  slope for comparison to  $5^{th}$  order filter rolloff.

The down side of a fast rollof is the increasing of the transit time in the case of step response as it is show in figure 1.24. Time response of a Chebyshev filter clearly shows oscillations which increase transient time.

## **Butterworth frequency response**

Figure 1.25 illustrates the main properties of butterworth filters which is the flatness in the pass-band; particularly for high order.

Butterworth attenuation plot on the right side of figure 1.25 could be used to determined the order of needed Butterworth filter for a given  $A_{min}$  and  $f_s$  (Fig. 1.21).




Figure 1.24: Normalized ( $f_0 = 1$ ) time response (step) of multipole (2 to 10) Butterworth, Chebyshev 1dB and Bessel low-pass filters.




Figure 1.25: Frequency response of a Butterworth low-pass filter for n = 2 to 5.

## Chebyshev frequency response

Figure 1.26 shows the ripple in the pass-band of a Chebyshev low-pass filter (3dB) for order from 2 to 5. It also appears that  $H_0$  (numerator) is different from 1 for **even order**. For an even order Chebyshev filter with a ripple factor of 3 dB (which correspond to  $\epsilon = 1$ ), the numerator is equal to  $\frac{1}{\sqrt{1+\epsilon^2}} \approx 0.71$ .

Figure 1.27 shows more precisely the difference in  $H_0$  between odd (n=5  $\rightarrow$   $H_0$  = 1) and even (n=4  $\rightarrow$   $H_0 \approx 0.707$ ) order. It also illustrates of how it is possible to determine the order of a Chebyshev filter by simply counting the ripple number on the transfer function.

Amplitudes of the ripples in the pass-band is constrained by the  $|H|_{max} - A_{max}$  and  $f_c$  (Fig. 1.21). Sometimes, ripple factor needs to be smaller than 3dB. It is easy to find Chebyshev polynomials table with a ripple factor of 1 dB\*, 0.5 dB or 0.1 dB. In Figure 1.28, is plotted the transfer function of a Chebyshev low-pass filter with a ripple factor of 1 dB ( $\epsilon = 0.5$ ) and order going from 2 to 5. The  $H_0$  of even order is set at  $\frac{1}{\sqrt{1+0.5^2}} \approx 0.894$  as it is shown in figure 1.29.

Finally, a comparison between two Chebishev low-pass filters with different ripple factor is plotted in figure 1.30. Even if the cutoff frequency is referred to a different level (-1 dB and -3 dB), it appears that the larger the ripple factor, the faster the rolloff.

### Bessel frequency response

Figure 1.31 show Bessel low-pass filter transfer function from the  $2^{nd}$  to the  $5^{th}$  order. The rolloff is much slower than for other filters. Indeed, Bessel filter maximizes the flatness of the group delay curve in the pass-band (Fig. 1.32) but not the rolloff. So, for a same attenuation in the stop-band ( $A_{min}$ ), a higher order is required compared to Butterworth, Chebyshev or Legendre filter.

<sup>\*</sup>Chebyshev polynomials table is given in Appendix A for a ripple factor of 3 and 1 dB




Figure 1.26: Frequency response of a Chebishev ( $\epsilon = 1$ ) low pass filter for n = 2 to 5.




Figure 1.27: Zoom in the passband of the frequency response of a Chebishev ( $\epsilon = 1$ ) low-pass filter for n = 4 and 5.

#### Legendre frequency response

To complete this inventory, Legendre low-pass filter frequency response is plotted in figure 1.33 for n = 2 to 5.

Legendre filter is characterized by the maximum possible rolloff consistent with monotonic magnitude response in the pass-band. But monotonic does not flat, as we can see in figure 1.34.

As for Chebyshev filter, it is possible to count the number of "ripples" to find the order from a plotted transfer function.

## 1.6 Switched capacitor filters

A switched capacitor electronic circuit works by moving charges into and out of capacitors when switches are opened and closed. Filters implemented with these elements are termed "switched-capacitor filters".

## 1.6.1 Switched capacitor

Figure 1.35 give the circuit of a switched capacitor resistor, made of one capacitor C and two switches  $S_1$  and  $S_2$  which connect the capacitor with a given frequency alternately to  $V_{in}$  and  $V_{out}$ . Each switching cycle transfers a charge from the input to the output at the switching frequency. When  $S_1$  is closed while  $S_2$  is open, the charge stored in the capacitor C is  $q_{in} = CV_{in}^*$ , when  $S_2$  is closed, some of that charge is transferred out of the capacitor, after which the charge that remains in capacitor C is  $q_{out} = CV_{out}$ .

<sup>\*</sup>q=CV, q the charge on a capacitor C with a voltage V between the plates.




Figure 1.28: Frequency response of a Chebishev ( $\epsilon = 0.5$ ) low-pass filter for n = 2 to 5 order filter rolloff.




Figure 1.29: Zoom in the pass-band of the frequency response of a Chebishev ( $\epsilon = 0.5$ ) low-pass filter for n = 2 to 5.

Thus, the charge moved out of the capacitor to the output is  $q_T = q_{in} - q_{out} = C(V_{in} - V_{out})$ . Because this charge  $q_T$  is transferred each  $T_S^*$ , the rate of transfer of charge per unit time  $^{\dagger}$  is given by expression 1.49.

$$I = \frac{q_T}{T_S} = \frac{C(V_{in} - V_{out})}{T_S}$$
 (1.49)

Expression 1.49 gives a link between V and I, and then the impedance  $^{\ddagger}$  of the switched capacitor which could be expressed as a resistor (expression 1.50).

$$R = \frac{T_s}{C} \tag{1.50}$$

Switching capacitor behaves like a lossless resistor whose value depends on capacitance C and switching frequency  $\frac{1}{T_S}$ . This reduces energy consumption for embedded applications (such as space mission).

## 1.6.2 Switched capacitor filters

Because switching capacitor act as a resistor, switched capacitors can be used instead of resistors in the previous filter circuits (RC, RLC, Sallen-Key ...). A  $R=10k\Omega$  can be replaced by a switched capacitor following the expression 1.50. Using a switching clock  $f_s=\frac{1}{T_S}=50kHz$ , the capacitor is given by equation 1.51.

<sup>\*</sup>T<sub>S</sub> Periodicity of switch opening and closing.

<sup>&</sup>lt;sup>†</sup>The rate of flow of electric charge is a current I[A].

<sup>&</sup>lt;sup>‡</sup>The impedance of the capacitor could be considered static for a frequency smaller than  $\frac{1}{T_s}$ .




Figure 1.30: Comparison between frequency response of two Chebishev low-pass filters of  $5^{th}$  order, one with a ripple factor of 1 dB, and the other with 3 dB.




Figure 1.31: Frequency response of a Bessel low-pass filter for n = 2 to 5.

$$R = 10k\Omega \equiv C = \frac{1}{10k\Omega \times 50kHz} = 2nF$$
 (1.51)

A variation of the switching frequency leads to a variation of the equivalent resistance R. If  $f_s$  increases,  $R = \frac{1}{C \times f_s}$  decreases. This link between frequency and equivalent resistance value could be used to modify a filter cutoff frequency by adjusting the switching frequency.

The cutoff frequency of a *RC* switched capacitor filter (Fig. 1.36) is expressed by equation 1.52.

$$f_c = \frac{1}{2\pi R_{equiv.}C_2} = \frac{C_1 \times f_s}{2\pi C_2}$$
 (1.52)

If the switching frequency  $f_s$  increases, the cutoff frequency  $f_c$  increases also.




Figure 1.32: Comparison of the delay time as a function of frequency  $(\frac{f}{f_c})$  between a Bessel, a Butterworth and a Chebyshev low-pass filter (n=4).




Figure 1.33: Frequency response of a Legendre low-pass filter for n = 2 to 5




Figure 1.34: Zoom on the pass-band of the frequency response of a Legendre low-pass filter for n = 2 to 5.

$$V_{in} \circ - \times \begin{array}{c} S_1 & S_2 \\ & \times \\ & -$$

Figure 1.35: Equivalence between Resistor and Switched Capacitor.

$$V_{in} \circ \longrightarrow V_{out}$$
  $\equiv$   $V_{in} \circ \longrightarrow V_{out}$   $\equiv$   $C_1 \longrightarrow C_2$ 

Figure 1.36: Equivalence between RC filter and switched capacitor filter.

# **TUTORIAL**

## 1.7 First order passive filter

Transfer function of the first order filter (Fig. 1.37).




Figure 1.37: First order LR filter.

- 1. Give the expression of the  $\frac{v_{out}(\omega)}{v_{in}(\omega)}$  transfer function.
- 2. Is it a low or a high-pass filter?

$$R = 1k\Omega$$
 and  $L = 1mH$ :

- 3. What is the cutoff frequency?
- 4. Give the module and the phase of this transfer function as a function of f.
- 5. Draw the Bode plots of the filter.

## 1.8 Second order passive filter

Transfer function of the second order filter (Fig. 1.38).




Figure 1.38: Second order LRC filter.

1. Give the expression of the  $\frac{v_{out}(s)}{v_{in}(s)}$  transfer function.

2. Determine zeros and poles of this transfer function.

L = 1mH,  $R = 1\Omega$  and C = 100nF:

- 3. Give the expression of the complex conjugate pair pole. Represented there in a Laplace domain.
- 4. Now, give the expression of the  $\frac{v_{out}(\omega)}{v_{in}(\omega)}$  transfer function highlighting the damping factor  $\zeta$ .
- 5. Is it a low or a high-pass filter? What is the cutoff frequency? what is the damping factor?
- 6. Give the module and the phase of this transfer function.
- 7. Draw the Bode plots of the filter.
- 8. What is the values of R which satisfy  $\zeta = 1$ ,  $\ll 1$  and  $\gg 1$ ?
- 9. Is the cutoff frequency changes with R values?
- 10. Draw the Bode plots of the filter with  $\zeta = 1$ ,  $\ll 1$  and  $\gg 1$ .
- 11. What is the correspondence between  $\zeta$  and Q?

## 1.9 Active filter - Sallen-Key topology

Sallen-Key topology is given in Fig. 1.39.




Figure 1.39: Sallen-Key generic topology.

Find the transfer function of the Sallen-Key topology using Kirchhoff's current law:

- 1. Give the link between  $v_+$  and  $v_{out}$ .
- 2. Apply the Kirchhoff's current law to the  $v_x$  node.
- 3. Apply the Kirchhoff's current law to the  $v_+$  node.
- 4. Use 1) and 3) to give an expression of  $v_x$  as a function of  $v_{out}$ .
- 5. Use 2) and 4) to give an expression of  $v_{out}$  as a function of  $v_{in}$ .
- 6. Rearrange equation from 5) to obtain  $\frac{v_{out}}{v_{in}}$  transfer function as in the Lecture.

## 1.10 $5^{th}$ order Butterworth low-pass filter

- 1. Give the transfer function of a  $5^{th}$  order Butterworth low-pass filter by using polynomials table from Appendix A.
- 2. What is the number of filter stages required, and the order of each. Give Q and  $SFf_c$  for each second order.
- 3. Suggest a circuit, using cascading and Sallen-Key topology. Give the expression of each cutoff frequency and quality factor as a function of R and C values.

## 1.11 $4^{th}$ order Chebyshev (3dB) low-pass filter

• Same question as before, to build a  $4^{th}$  order Chebyshev low-pass filter.

## 1.12 $6^{th}$ order Bessel high-pass filter

• Same question as before, to build a 6<sup>th</sup> order Bessel high-pass filter.

## 1.13 Preparation of the practical work

## 1.13.1 Low pass-filter synthesis

We search to build a low pass filter to satisfy the following specifications:

- maximum amplitude  $|H|_{max} = 0 dB$
- pass-band cut-off frequency  $f_c = 5 kHz$
- maximum allowable attenuation in the band-pass  $A_{max} = 3 dB$
- frequency at which stop-band begins  $f_s = 40 \ kHz$
- minimum allowable attenuation in the stop-band  $A_{min} = 40 dB$

The template of this filter is given in figure 1.40.




Figure 1.40: Low pass filter specifications.

- 1. What is the minimum filter order needed to satisfy previous constraints. Consider, Butterworth, Chebyshev, Legendre and Bessel filters. Use plots given in Lecture to graphically estimate attenuation of different filters.
- 2. What is, from these 4 solutions, filters which exhibit a 1% settling time\* smaller than  $330\mu s$ . For Butterworth, Chebyshev and Bessel filter, use step responses given in Lecture to estimate settling time. For Legendre, see figure 1.41.

$$R_0 = 10 k\Omega$$
,  $\omega_0 = \frac{1}{R_0 \sqrt{C_1 C_2}}$  and  $Q = \frac{\sqrt{C_1 C_2}}{2C_2}$ 

<sup>\*</sup>Settling time is the time required to get within some specified amount of the final value (1% here) and stay there. This is different from rise time which is the time required to reach 90% of the final value.

3. Give the circuit (and the value of the capacitors, SF and Q) of filters which satisfy a settling time smaller than  $330\mu s$  using Sallen-Key topology (for  $2^{nd}$  order filters) given in figure 1.42.




Figure 1.41: Step response of a Legendre filter as a function of t for a normalized pulsation ( $\omega_0 = 1$ ).




Figure 1.42: Sallen-Key  $2^{nd}$  order low-pass filter.

These circuits are now used to filter a 500 Hz square signal before a 10 kHz digitizer. The filter is needed to avoid aliasing but shall not add distortions.

- 4. Give the intrinsic amplitude and phase of sine-waves which composed the 500~Hz square signal between 500~Hz to 5~kHz (Fourier series).
- 5. What is the phase add (by each filters) to these differente sine-waves.
- 6. What is finally the better filter to avoid distortion on the square signal.

# 1.13.2 Removing harmonics frequencies

Saturations and distortions generate unwanted harmonics that we search to suppress by filtering.

- 1. Consider the distorted signal as a square one (at frequency  $f_{in}$ ) and the number 3 harmonic\* as the main distortion. Suggest filter specifications (in the same manner as figure 1.40) to have the harmonic<sub>3</sub> 60 dB smaller than fundamental signal.
- 2. What is the minimum order required for each type of filter (Butterworth, Chebyshev, Bessel, Legendre)?
- 3. Choose filter which require the smaller order and give circuit from Sallen-Key topology ( $f_0 = f_{in} = 1kHz$  and  $R_0 = 10k\Omega$ )
- 4. Calculate the amplitude of the fundamental sine wave, if the square signal is  $\pm 10V$ .

<sup>\*</sup>Harmonic3 is the harmonic at 3 times the fundamental frequency  $f_{in}$ 

- 5. What is the waveform at the output of the filter for  $f_0 \ll f_{in}$  and for  $f_0 \gg f_{in}$ ?
- 6. What is the amplitude of the sine wave if  $f_0$  evolves around  $f_{in}$ ?
- 7. App are biased under  $\pm 12V$ . What append if  $f_{in} < f_0$ ? comment.

# PRACTICAL WORK

# 1.14 Low pass-filter synthesis

We search to build a low pass filter to satisfy the following specifications:

- maximum amplitude  $|H|_{max} = 0 dB$
- pass-band cut-off frequency  $f_c = 5 kHz$
- maximum allowable attenuation in the band-pass  $A_{max} = 3 dB$
- frequency at which stop-band begins  $f_s = 40 \text{ kHz}$
- minimum allowable attenuation in the stop-band  $A_{min} = 40 \ dB$
- 1% settling time < 330  $\mu s$

Such specifications are satisfy by using a  $4^{th}$  order Butterworth filter (Fig 1.43) or a  $5^{th}$  order Bessel filter (Fig 1.44).




Figure 1.43: Sallen-Key  $4^{th}$  order Butterworth low-pass filter.

- 1. Implement these circuits (Aop are TL081 biased under  $\pm 12~V$ ) and measure them Bode diagram (amplitude) by using a sine wave (from a function generator) and an oscilloscope.
- 2. We are now considering the phase response of these two filters. To do this, measure the delay and the phase of the fundamental and the  $4^{th}$  first hamonics\* of a 500 Hz square signal. Use a sine wave of 1 V amplitude for each frequencies.

<sup>\*</sup> $4^{th}$  first harmonic of a square wave are  $h_3$ ,  $h_5$ ,  $h_7$  and  $h_9$ 




Figure 1.44: Sallen-Key  $5^{th}$  order Bessel low-pass filter.

- 3. Check that Bessel filter introduce a constant delay on the pass-band of the filter. This characteristic is also verify by applying the 500 Hz square signal at the input of the filter, and by observing the waveform at the output. Does the signal applied at the input of the Bessel and Butterworth filters maintain its squared shape at their output?
- 4. Determine the 1% settling time of the two filters.
- 5. Change the value of the square signal around the cutoff frequency. comment.
- Disassemble Bessel filter, but **keep Butterworth filter**.

# 1.15 Removing harmonics frequencies

 $4^{th}$  order Chebyshev low pass filter (Fig. 1.45) is used to suppress harmonics of a 1 kHz square signal.




Figure 1.45: Sallen-Key 4<sup>th</sup> order Chebyshev low-pass filter.

- 1. Replace capacitors of the Butterworth filter to obtain the Chebyshev filter of figure 1.45. Check quickly performances of the filter:  $f_c$  and n.
- 2. Measure the attenuation of a sine wave at 1 kHz and at 3 kHz. Give the attenuation (at the output of the filter) of the harmonique<sub>3</sub> as compared to fundamental of a 1 kHz square signal.

- 3. What is the waveform of the output signal for  $f_{in} \gg 1kHz$  and for  $f_{in} \ll 1kHz$ . How evolves the amplitude of the sine wave with a frequency around 1 kHz.
- □ Disassemble and clean

# DC/DC CONVERTERS

### 2.1 Introduction

A DC/DC converter is an electronic circuit which converts a Direct Current (DC) source from one voltage level to another. For example, 12 V to 5 V or 12 V to -48 V. Power for a DC/DC converter can come from any suitable DC sources, such as batteries, solar panels, rectifiers and DC generators.

DC/DC converter is a class of switched-mode power supply containing at least two semiconductor switches (a diode and a transistor) and at least one energy storage element, a capacitor, inductor, or both. Filters made of capacitor in combination with inductor reduce output voltage ripple.

# 2.1.1 Advantages/Disadvantages

#### Pros:

DC/DC converters offer three main advantages compared to linear regulators :

- 1. **Efficiency:** Switching power supplies offer higher efficiency than traditional linear power supplies\*. Unlike a linear power supply, the pass transistor of a switching-mode supply, continually switches between low-dissipation, full-on and full-off, states †, and spends very little time in transitions to minimize wasted energy. Ideally, a switched mode power supply dissipates no power. This higher efficiency is an important advantage of a switched mode power supply.
- 2. **Size:** Switched mode power supplies may also be substantially smaller and lighter than a linear supply due to the smaller transformer size and weight; and due to the less thermal management required because less energy is lost in the transfer.
- 3. **Output voltages can be greater than the input or negative:** DC/DC converter can transform input voltage to output voltages that can be greater than the input (boost), negative (inverter), or can even be transferred through a transformer to provide electrical isolation with respect to the input. By contrast linear regulator can only generate a lower voltage value than input one.

#### Cons:

However, DC/DC converter are more complicated; their switching currents can cause electrical noise problems if not carefully suppressed $^{\ddagger}$ . Linear regulators provide lower noise; their simplicity can sometimes offer a less expensive solution. Even if the most of low noise electronic circuits can tolerate some

<sup>\*</sup>A linear power supply regulates the output voltage by continually dissipating power (Joule dissipation) in a pass transistor (made to act like a "variable resistor"). The lost power is  $P_{lost} = (V_{out} - V_{in})I_{load}$ .

 $<sup>^\</sup>dagger A$  switching regulator uses an active device that switches "on" and "off" to maintain an average value of output.

<sup>&</sup>lt;sup>‡</sup>DC/DC converters have switching noise at the switching frequency and its harmonics. Electrical noise can be emitted from the supplying power lines as RF noise which should be prevented with proper filtering.

of the less-noisy DC/DC converters, some sensitive analog circuits require a power supply with so little noise that it can only be provided by a linear regulator.

# 2.1.2 Applications

DC/DC converter is used in many domestic products to supply whatever voltages are needed in personal computers, mobile phone chargers, as well as in embedded instrument powered by battery and/or solar generator. This is typically used for DC distribution in satellite (see Fig. 2.1). Indeed, aerospace industry requires small, lightweight, and efficient power converters.




Figure 2.1: DC/DC converter for space applications - CLYDE SPACE

# 2.2 DC/DC converters

We will discuss 4 different common topologies of DC/DC converter:

1. step-down voltage converter  $\Rightarrow buck$  converter.

2. step-up voltage converter  $\Rightarrow$  *boost* converter.

3. inverter voltage converter  $\Rightarrow$  inverting *buck-boost* converter.

4. isolated\* voltage converter  $\Rightarrow$  *flyback* converter.

#### 2.2.1 Buck converters

*Buck* converter is a **step-down DC/DC converter**. It is composed of an inductor L and two switches (usually a transistor and a diode) that control the inductor (see figure 2.2). They alternate between connecting the inductor to source voltage (and store energy in the inductor) and discharging the inductor into the load.




Figure 2.2: *Buck* topology of a step-down DC/DC converter.

For the purposes of analysis it is useful to consider that components are perfect (Fig. 2.3). Particularly, the switch and the diode have zero voltage drop when they conduct (*i.e.* ON) and zero current flow

<sup>\*</sup>ensure galvanic isolation between the input and the output

when they block (*i.e.* OFF). Moreover, the inductor L has zero series resistance. Further, it is assumed that the input and output voltages do not change over the course of a cycle\*.




Figure 2.3: Simplified *Buck* converter circuit for the two configurations: left when the transistor T conducts (ON); right when it is OFF.

# **Continuous operation** $\equiv I_L \neq 0 \ \forall t$

We consider that the current through the inductor L never falls to zero during the commutation cycle; this imply minimum switching frequency and capacitor value.

**Charge phase**  $T_{ON}$ : When the transistor conducts (diode is reverse biased), the voltage across the inductor ( $V_L = V_{in} - V_{out}$ ) is considered as a constant voltage to a first approximation. So the current through the inductor  $I_L$  rises linearly with time following expression 2.1 with a  $\frac{V_L}{I}$  slope<sup>†</sup>.

$$dI_L = \frac{1}{L} \int_{t=T_{ON}} V_L dt \tag{2.1}$$

During the charge phase  $T_{ON}$ ,  $I_L$  increases by the value  $\Delta I_{L_{ON}}$  given by expression 2.2.

$$\Delta I_{LON} = \frac{V_{in} - V_{out}}{I} T_{ON} \tag{2.2}$$

**Discharge phase**  $T_{OFF}$ : When the transistor is no longer biased (*i.e.* OFF), diode is forward biased and conducts. The voltage across the inductor becomes equal to  $-V_{out}^{\ddagger}$  and  $I_L$  flows to the load through the diode.  $I_L$  decreases by the value  $\Delta I_{LOFF}$  given by expression 2.3 due to the linear discharge of the inductor.

$$\Delta I_{LOFF} = \frac{-V_{out}}{L} T_{OFF} \tag{2.3}$$

**Entire switching cycle :** In a steady-state operation condition,  $I_L$  at t = 0 is equal to  $I_L$  at  $t = T = T_{ON} + T_{OFF}$ . So the increase of  $I_L$  during  $T_{ON}$  is equal  $T_{ON}$  to the decreasing during  $T_{OFF}$ .

$$\Delta I_{LON} + \Delta I_{LOFF} = 0 \tag{2.4}$$

We can then establish the relationship 2.5 which allows to obtain the conversion factor between  $V_{in}$  and  $V_{out}$  as a function of the duty cycle  $D = \frac{T_{ON}}{T}$ . It appears that  $V_{out}$  varies linearly with the duty cycle for a given  $V_{in}$ .

$$(V_{in} - V_{out})T_{ON} - V_{out}T_{OFF} = 0 \qquad \xrightarrow{D = \frac{T_{ON}}{T_{ON} + T_{OFF}}} \boxed{V_{out} = DV_{in}}$$

$$(2.5)$$

As the duty cycle D is equal to the ratio between  $T_{ON}$  and the period T, it cannot be more than 1. Therefore,  $V_{out} \le V_{in}$ . This is why this converter is named a step-down converter.

Figure 2.4 shows the evolution of voltage and current of an ideal *buck* converter during charge and discharge phases.

 $<sup>^{\</sup>ast}\text{this}$  would imply the output capacitance C being large enough

 $<sup>^\</sup>dagger$ We consider here the current charge of the inductor. The capacitor is assumed charge at a constant voltage.

<sup>&</sup>lt;sup>‡</sup>Voltage drop across diode is neglected.

<sup>§</sup>in absolute value, but not in sign.




Figure 2.4: Voltages and current as a function of time for an ideal *buck* converter operating in continuous mode.

#### **2.2.2** Boost converters




Figure 2.5: *Boost* topology of a step-up DC/DC converter.

A boost converter (step-up converter) is a DC/DC converter with an **output voltage value greater than its input voltage value**. The key principle that drives the *boost* converter is the tendency of an inductor to oppose current changes. A schematic of a *boost* converter is shown in figure 2.5.

When the transistor conduct (i.e. ON), the current flows through the inductor and energy is stored in it.

When the transistor block the current (*i.e.* OFF), the energy stored in the inductor L is returned holding the current through it. To do this, the L voltage polarity changes such that it is added to the input voltage. Thus, the voltage across the inductor and the input voltage are in series and they charge together the output capacitor to a voltage higher than the input voltage.

As for *buck converter*, conversion factor of a *boost* converter could be expressed as a function of the duty cycle and is given in equation 2.6.

$$V_{out} = \frac{1}{1 - D} V_{in} \tag{2.6}$$

### **2.2.3** *Buck-boost* **inverting converters**

A *Buck-boost* converter is a DC/DC converter that has an output voltage magnitude that is either greater than\* or smaller than the input voltage magnitude. The *Buck-boost* converter presented in figure 2.6 is also called inverting converter because its **output voltage is of the opposite polarity as the input**.

<sup>\*</sup>in absolute magnitude.




Figure 2.6: Buck-boost Inverting topology of DC/DC converter.  $V_{out}$  is of the opposite polarity as  $V_{in}$ .

When the transistor conduct (*i.e.* ON), the input voltage source is directly connected to the inductor. This results in accumulating energy in L. In this step, this is the capacitor C which supplies energy to the output load.

When the transistor blocks (*i.e.* OFF), the inductor is connected to the capacitor, so energy is transferred from L to C and therefore also to the output load.

Conversion factor is given in equation 2.7 as a function of the duty cycle D.

$$V_{out} = -\frac{D}{1 - D} V_{in} \tag{2.7}$$

Compared to the *buck* and *boost* converters\*, *buck-boost* converter has an output voltage opposite to that of the input and which can vary continuously from 0 to  $\infty$ .

#### 2.2.4 Flyback converters

The *flyback* converter is used when it is needed to have a **galvanic isolation** between the input and the outputs. The *flyback* converter is a *buck-boost* converter with the **inductor split to form a transformer**, so that the voltage ratios are multiplied with an additional isolation advantage.

The schematic of a *flyback* converter can be seen in figure 2.7. It is equivalent to that of a *buck-boost* converter but with a transformer instead of inductor. Therefore the operating principle of both converters is very similar:

When the transistor conducts, the primary of the transformer is directly connected to the input voltage source. The primary current and magnetic flux in the transformer increase, storing energy in the transformer. The voltage induced in the secondary winding is negative, so the diode is reverse-biased (*i.e.* blocked). The output capacitor supplies energy to the output load.

When the transistor is blocked, the primary current and magnetic flux drops. The secondary voltage is positive, forward-biasing the diode, allowing current to flow from the transformer. The energy from the transformer core recharges the capacitor and supplies the load.




Figure 2.7: Flyback topology of an isolated DC/DC converter.

Conversion factor is given by equation 2.8 as a function of the duty cycle D.

$$V_{out} = \frac{n_2}{n_1} \frac{D}{1 - D} V_{in}$$
 (2.8)

<sup>\*</sup>The output voltage ranges for a buck and a boost converter are respectively 0 to  $V_{in}$  and  $V_{in}$  to  $\infty$ .

A DC/DC converter using a transformer as the *flyback* converter is unavoidable if there is a large difference of voltage between  $V_{in}$  and  $V_{out}$ . Indeed, using *buck*, *boost* or *buck-boost* converter, an output voltage value 100 times smaller (or larger) than the input, require a duty cycle of the order of 0.01 or 0.99 which is not easy to realized (considering that rise and fall time are not 0).

**Numerical application :**  $V_{in} = 300V$ ,  $V_{out} = 5V$ : a *buck* converter require a 0.017 duty cycle (!) while with a *flyback* converter it is possible to stay with a duty cycle close to 50 % by choosing a transformer with a ratio  $\frac{n_2}{n_1} = \frac{V_{out}}{V_{in}} \approx 0.017$ .

# 2.3 Control

A voltage regulator is designed to automatically maintain a constant voltage level. It require **negative feedback control loops**.

We have see that changing the duty cycle of the switching (i.e. Transistor ON/OFF) controls the steady-state output with respect to the input voltage. Then, act on the duty cycle of the transistor driver allows to regulate the output voltage around a constant voltage\* even if  $V_{in}$ , loads or other parameters change.

# 2.3.1 Feedback regulation

Feedback principle consist in subtracting<sup>†</sup> from the "input signal" a fraction of the output one. However, in the case of a DC/DC converter, the "input signal" is more the duty cycle D than  $V_{in}$  (Fig. 2.8).




Figure 2.8: Principle of a DC/DC converter feedback voltage regulation. D is the duty cycle of the switching transistor.

#### 2.3.2 Voltage regulation

To do a voltage regulation with a DC/DC converter, a sample of the output voltage is compared to a reference voltage to establish a small error signal  $V_{err}$ . This error signal is used to modulate the duty cycle D of the transistor driver (Fig. 2.18). This modulation of the duty cycle is simply obtained by comparing the error signal with a triangle signal (Fig. 2.10). Duty cycle modulation is also called Pulse Width Modulation (PWM) because if the duty cycle changes, the pulse width also changes.

Regulation is finally obtained because feedback changes the duty cycle from  $V_{out}$  then moves the  $V_{out}$  to reduce the error signal to zero, thus completing the control loop. The higher the error voltage, the longer the transistor conducts<sup>‡</sup>.  $V_{err}$  is derived in the feedback system from the error amplifier that amplifies the difference between the output voltage and the reference voltage.

This type of voltage regulation of a DC/DC converter is classified as a voltage-mode controller because the feedback regulates the output voltage. For analysis we can assume that if the loop gain is infinite, the output impedance for an ideal voltage source is  $0\,\Omega$ .

<sup>\*</sup>by using a proper filtering with a large capacitor.

<sup>&</sup>lt;sup>†</sup>Only negative feedback is considered here, because stable operation is required. Moreover, a frequency compensation is needed.

<sup>‡</sup>considering that the output voltage value is lower than what we want

<sup>§</sup>Another type of control is current-mode control. This method regulates the output current and, with infinite loop gain, the output is a high-impedance source.

2.3. CONTROL 2. DC/DC CONVERTERS




Figure 2.9: Voltage regulation of a *Buck* DC/DC converter by using Pulse Width Modulation (PWM).



Figure 2.10: Pulse Width Modulation (PWM).

# **TUTORIAL**

# 2.4 DC/DC converter and duty cycle

A solar panel provides to a satellite a 12V DC power supply refereed to the ground.

- 1. What types of DC/DC converter allows to generate 5 V? What is the switching duty cycle required?
- 2. What types of DC/DC converter allows to generate 48 V? Duty cycle?
- 3. What types of DC/DC converter allows to generate a range of [-5 V:-48 V]? Duty cycles?

# 2.5 Triangle wave oscillator for PWM

A square signal with a variable duty cycle is thus required to address transistor of a DC/DC converter. The simplified circuit of a Pulse Width Modulation (PWM) is given in figure 2.11.




Figure 2.11: Simplified circuit of a Pulse Width Modulation (PWM).

Modulation of the duty cycle is obtain by comparing the  $V_{i_{PWM}}$  reference voltage to a triangle signal. Consider the triangle oscillator given in figure 2.12 with operational amplifiers biased under  $\pm V_{bias}$ .




Figure 2.12: Circuit of a triangle wave generator.

- 1. Assuming that saturation voltage of operational amplifier =  $V_{bias}$ , give a graphic representation (hysteresis curve with arrows) of  $V_{o_t}$  as a function of  $V_{i_t}$  of the Schmitt trigger alone (Fig. 2.13).
- 2. Give the wave-form of  $V_{o_t}$  and  $V_{o_t}$  of the triangle oscillator (Fig. 2.12) as a function of time.
- 3. Determine the oscillation frequency  $f_0$ .
- 4. Show that  $f_0$  is independent\* to the bias while amplitude of the triangle varies with  $V_{bias}$ .




Figure 2.13: Schmitt trigger.

# 2.6 Preparation of the practical work

# 2.6.1 Triangle wave oscillator under a single $V_{CC}$ power supply

To bias the circuit of the figure 2.12 under a single  $V_{CC} = +20V$  power supply, previous triangle oscillator is modified as figure 2.14 shows.




Figure 2.14: Triangle wave generator biased under a single  $V_{CC}$  power supply.

A dedicated comparator LM311 is used instead of operational amplifier for the Schmitt trigger. Intermediate 5 V and 10 V voltage references are obtained by using Zener diodes (respectively  $D_{Z_1}$  and  $D_{Z_2}$ ).  $R_0 = 1 k\Omega$ .

- 1. Give the value of  $R_{Z_1}$  and  $R_{Z_2}$  of the two 5V and 10V Zener diodes to limit current at 1 mA in this two diodes.
- 2. Determine the value of R, C,  $R_1$  and  $R_2$  to have a 20 kHz oscillation frequency with a triangle amplitude of  $5V_{pp}$ . Current is limited to about 500  $\mu A$  in R and  $R_2$ .
- 3. Verify that the slew rate of the TL081 operational amplifier is compatible with the triangle wave slope.

<sup>\*</sup>independent common-mode frequency

# 2.6.2 Comparator

Circuit of the comparator using the triangle signal  $(V_{o_i})$  is given in figure 2.15. A voltage divider bridge is proposed to test the operation of the comparator and of the PWM.




Figure 2.15: Pulse Width Modulation generator using triangle signal and adjustable reference voltage.

- 1. Give the value of  $R_3$  and  $R_4$  to have  $V_{pot}$  which allows to describe the overall amplitude of the  $V_{o_i}$  signal, at the output of the potentiometer (at the slider).
- 2. Give the link between the duty cycle of  $V_{o_{PWM}}$  and the slider voltage value  $V_{pot}$ .

# 2.6.3 Switching transistor

Pulse Width Modulation signal is applied to a PNP transistor BDX54 as shown in figure 2.16.




Figure 2.16: Switch transistor for *buck* converter.  $V_D$  is connected to the cathode of the diode of the buck converter.

1. Explain the operation of the transistor BDX54 if PWM signal is  $V_{CC}$  and ground.

Consider the necessity of the  $R_b$  resistor. Indeed, switching circuit can not operate well without this resistor because LM311 are "open" collector output (Emitter is connected to the ground; see datasheet) which not fix by itself the output voltage\*.

Without  $R_b$ , transistor conducts well (saturation region) for a 0V LM311 output, but does not block for a high impedance LM311 output (or only after a long time thanks to leakages). So,  $R_b$  is crucial to avoid a permanent transistor saturation and for a good operation of the transistor on switching-mode with good control of the duty-cycle value.

 $R_b$  value is then chosen to be the smallest to allow a fast transition between saturation and cut-off mode of the transistor (see datasheet of the transistor BDX54).

 $<sup>^*</sup>$ Low LM311 output voltage = 0V, but high "output level" correspond only to a high impedance state which not set the voltage value.

- 2. Give the minimum value of  $R_h$  which still allows the transistor saturation.
- 3. Compute the maximum power dissipation in the  $500\Omega$  resistor.

#### 2.6.4 DC/DC buck converter

Circuit of the DC/DC *buck* converter without control is given in figure 2.17.




Figure 2.17: DC/DC Buck converter using the PWM as a driver of the transistor.

L = 1 mH and  $C = 1000 \mu\text{F}$ 

- 1. Give a graphic representation of  $I_L$ ,  $V_D$ ,  $V_{out}$  and  $V_L = V_D V_{out}$  in the continues case (*i.e.*  $I_L$  is never null).
- 2. Give the expression of the average value of the output voltage  $\overline{V_{out}}$  as a function of  $V_{CC}$  and the duty cycle D.
- 3. Deduce the expression of  $\overline{V_{out}}$  as a function of  $V_{CC}$  and  $\Delta V_{pot}$  for a  $V_{pot}$  which go from 2.5 V to 7.5 V.
- 4.  $\overline{V_{out}} = 10 \text{ V}$ ; give a graphic representation of voltage and current ripples  $\Delta V_{out}$ ,  $\Delta I_L$ .
- 5. Give the peak-to-peak value of  $\Delta V_{out}$ ,  $\Delta I_L$ .
- 6. What is the smallest values of  $R_{LOAD}$  for which  $I_L$  is still never null (continues mode)?
- 7. How can we measure  $I_L$ ?
- 8. Compute the power dissipation in the load resistor. What kind of resistor should we choose (power rating)?

# 2.6.5 Voltage regulation

Figure 2.18 shows a part of the regulation circuit, for an open loop studies.

A 5V voltage reference ( $D_{Z_1}$  of the triangle generator) will be used for the regulation of the output voltage of the DC/DC *buck* converter at around  $V_{out} = 10V$ .

- 1. Compute the maximum power dissipation in the 500  $\Omega$ . What kind of resistor is required.
- 2. Found values ( $\gg R_{LOAD}$ ) of  $R_5$  and  $R_6$  to have  $V'_{out} = 5V$

A transfer function of the open loop  $\frac{V'_{out}}{V_{pot}}$  is given in figure 2.19. This open loop gain is measured around a 10V output average value, by applying a 1~V sine wave in

This open loop gain is measured around a 10V output average value, by applying a 1 V sine wave in addition to a static value in  $V_{pot}$ .

- 3. Give the transfer function  $\frac{V'_{out}}{V_{o_i}}$  if the loop is closed ?
- 4. Show that a proportional (P\*) control could increase static performances.
- 5. What is the drawback of this correction on the loop stability?




Figure 2.18: Open loop regulation of a DC/DC Buck converter.




Figure 2.19: Transfer function of the open loop gain of  $\frac{V'_{out}}{V_{pot}}$ .

An operational amplifier LM158, could be used to realized both comparator and proportional controller (Fig. 2.20).

You will obtaine a high open loop gain with a negative feedback as shown in figure 2.21.

- 6. Give an asymptotic representation of the new open loop gain using P control.
- 7. What is the new performances of the system? Is it stable?
- 8. What kind of control (P, PI, PD) allows to increase static performance without instability?

We finally prefer the use of a PI control given in figure 2.22.

- 9. Give the small signal transfer function  $\frac{V_{pot}}{V_{out}'}$  with  $V_{DZ1} = DC$ .
- 10. Give a value of  $C_0$  which increases static performances while keep stable operation. Illustrate by a graphic representation of the open loop gain this last control.

 $<sup>^*</sup>$ As the P of a Proportional, Integral and Derivative (PID) controller of a generic control loop feedback




Figure 2.20: Comparator proportional with a LM158.




Figure 2.21: Block diagram of the control.




Figure 2.22: Comparateur proportional/integrator with a LM158.

# PRACTICAL WORK

The purpose of this practical work is to build a DC/DC *buck* step-down converter, 20 V to 10 V on a 30  $\Omega$  load resistor and with voltage regulation.

# **Preliminary settings**

Set the current limitation of the 20 V power supply at a maximum current of 600 mA (O.C.P = 600 mA; O.V.P =  $21 \, \mathrm{V}$ ).

# 2.7 Pulse Width Modulation (PWM)

Build on the solder-less breadboard the three parts of the Pulse Width Modulation given in figure 2.23.




Figure 2.23: Building blocks needed for the Pulse Width Modulation generator biased under a single  $V_{CC} = 20V$  power supply.

- 1. Bias the triangle generator of the figure 2.23 under 20 V and show the triangle signal.
- 2. Check that  $V_{pot}$  give well a voltage from 2.5 V to 7.5 V.
- 3. Connect the triangle signal to the non-inverting input of the comparator, and  $V_{pot}$  to the inverting one. Look the PWM signal and check that the duty-cycle D evolves well with  $V_{pot}$ . Measure the  $V_{pot}$  corresponding to D=0 and D=1.

#### 2.8 Transistor driver

Connect the PWM signal to the base of the Darlington PNP transistor BDX54 (Fig. 2.24) loaded by a 30  $\Omega$  resistor. Be careful to this load resistance; it can be very hot!




Figure 2.24: Transistor driver and loading.

- 1. Look the output voltage across  $R_{LOAD}$  with and without  $R_b$ . Draw waveforms of the PWM signal and of the BDX54 collector voltage in the two cases.
- 2. What is the duty-cycle obtained with and without  $R_b$ . Comment.

# 2.9 Waveform signals in a buck converter

Build the DC/DC *Buck* step-down converter as figure 2.25 with L = 1 mH, C = 1000  $\mu$ F and  $R_{LOAD}$  = 30  $\Omega$ . Set the potentiometer to have  $V_{out}$  = 10V.




Figure 2.25: DC/DC *Buck* converter with transistor driver.

- 1. Add a 1  $\Omega$  resistor in series with L to measure the current. Give a graphic representation of the measured  $\Delta I_L$ .
- 2. Measure  $\Delta V_{out}$ . Check that the  $\Delta V_{out}$  waveform is compatible with what has been deduce in tutorial.

# 2.10 Voltage regulation

We are now interested in the open loop  $\frac{V'_{out}}{V_{pot}}$  of a control feedback (Fig. 2.26). Choose  $R_5 = R_6$  large as compared to  $R_{LOAD}$ . Apply an offset (DC voltage) in addition to an input 1V sine wave instead of  $V_{pot}$  so as to have  $\overline{V_{out}} = 10$  V.

1. Measure the  $V_{out}^{\prime}$  ripple amplitude as a function of the frequency.




Figure 2.26: DC/DC Buck converter with open loop control feedback.

- 2. Use the control given in figure 2.27 to close the control loop. Note the reduction of the ripples. Increase the amplitude of the sine wave. Comment.
- 3. Slightly change the  $V_{CC}$  voltage value around 20 V to verify that the output voltage is well regulated at 10 V whatever  $V_{CC}$ .




Figure 2.27: Proportional/integrator comparator with a LM158.

Disassemble and clean

# PHASE LOCKED LOOP

# 3.1 Introduction

The Phase Locked Loop (PLL) plays an important role in modern electronic and particularly for space communications. Indeed, PLL is a crucial part of modulator, demodulator or synchronization systems. As example of space application (Fig. 3.1), PLL is particularly essential to estimate the instantaneous phase of a received signal, such as carrier tracking from Global Positioning System (GPS) satellites.




Figure 3.1: PLLs used for space applications (Peregrine Semiconductor); GPS constellation around the Earth.

PLL allows to extract signals from noisy transmission channels. Indeed, communications between satellites and ground stations are usually buried in atmospheric noise or some type of interferences (frequency selective fading\* or doppler shift $^{\dagger}$ ) which one manage by a PLL.

PLL circuits can also be used to distribute clock signal, or set up as frequency multipliers or dividers for frequency synthesis.

# 3.2 Description

PLL is a feedback electronic circuit (control system) as shown in figure 3.2. It includs an **oscillator** which is constantly adjusted in order to match the **instantaneous phase** (therefore the frequency) of the PLL input signal. The oscillator is a **Voltage Controlled Oscillator** (VCO)<sup>‡</sup> whose frequency varies with an **"error" signal**  $\epsilon \approx V_{VCO}$ . This "quasi-DC" voltage come from a **phase detector** ( $\phi$  comp.). It is proportional to the phase difference between the input signal which varies in frequency as  $f_{in}(t)$  and VCO

<sup>\*</sup>Frequency selective fading: Radio signal arrives at the receiver by two different paths.

<sup>&</sup>lt;sup>†</sup>Doppler shift: Shift in frequency for a receiver moving relative to the emitter

<sup>&</sup>lt;sup>‡</sup>A VCO is an electronic oscillator (output) designed to be controlled in oscillation frequency by a voltage input. The frequency of oscillation is varied by the applied DC voltage.

3.2. DESCRIPTION 3. PHASE LOCKED LOOP

output frequency  $f_{out}(t)$ . Noises are suppressed after phase comparison, by adding a filter before the VCO. Thus, PLL recovers, at the output, the original signal from a noisy version of the received signal.




Figure 3.2: Block diagram of a PLL.

Phase comparison can also be made after a division of the VCO frequency, which allows to have a PLL output signal with a larger frequency. This technique is used for frequency synthesis.

- 🖎 A Phase Locked Loop is thus mainly composed by two key ingredients :
- · Phase detector/comparator more or less associated to a filter
- Voltage Controlled Oscillator (VCO)

#### 3.2.1 Phase detector/comparator

One key element of the PLL, is the phase comparator. A phase comparator is a frequency mixer, analog multiplier or logic circuit that generates a voltage signal whose mean value is proportional to the difference in phase between two input signals.

#### Analog phase detector

Mixing (or product) of two sine waves at similar frequencies as  $f_{in}$  and  $f_{out}$  gives, in spectrum, a signal at the sum and at the difference of the two input signal frequencies\*. The high frequency at  $f_{in} + f_{out}$  is removed by filter. The low frequency (static if  $f_{in} = f_{out}$ ) could be expressed as a function of phase difference  $\Delta \phi$  (equation 3.1).

$$\sin(2\pi f_{in}t + \phi_{in}) \times \sin(2\pi f_{out}t + \phi_{out})$$

$$\propto \underbrace{\cos(\Delta\phi)}_{\text{static}} - \underbrace{\cos(2\pi (f_{in} + f_{out})t + \phi_{in} + \phi_{out})}_{\text{filtered signal}}$$
(3.1)

So multiplication allows to detect phase difference between two sine waves. This is why phase comparator is currently represented by the symbol  $\otimes$  as in figure 3.2.

#### Digital phase detector

Phase locked loop device as the popular CD4046 integrated circuit include two kind of digital phase comparators :

- **Type I** phase comparator is designed to be driven by analog signals or square-wave digital signals and provides an output pulse at twice the input frequency. this waveform must be filtered before to drive the VCO.
- **Type II** phase comparator is sensitive only to the relative timing of the edges of the inputs. In steady state (both signals are at the same frequency), it produces a constant output voltage proportional to the phase difference. This output will tend not to produce ripple in the control voltage of the VCO.

<sup>\*</sup> $\sin(f_{in})\sin(f_{out}) = \frac{\cos(f_{in} - f_{out}) - \cos(f_{in} + f_{out})}{2}$ 

3.2. DESCRIPTION 3. PHASE LOCKED LOOP

**Type I phase detector: XOR** The simplest phase comparator is the eXclusive OR (XOR) gate. A XOR gate is a digital logic gate which compute the binary addition\* which is symbolized by  $\bigoplus$ . XOR truth table is shown in figure 3.1.

A	В	A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

Table 3.1: XOR truth table.

Type I comparator will be appropriate for square waves ( $v_1$  and  $v_2$  in figure 3.3) but could also be used with sine wave inputs. Its operation is highly dependent on the duty cycle of the input signals and is not really usable for duty cycle too different from  $\frac{1}{2}$ .




Figure 3.3: XOR phase comparator.

The phase difference between  $v_1$  and  $v_2$  could be expressed as a function of the pulse width  $\Delta t$  and the frequency as expression 3.2.

$$\Delta \phi = 2\pi \frac{\Delta t}{T} = 2\pi f \Delta t \tag{3.2}$$

For a duty cycle =  $\frac{1}{2}$ , XOR provides pulse train with twice the frequency of  $v_1$  and  $v_2$ . This periodic square wave signal  $v_{out}$  has a duty cycle ( $D_{v_{out}} = \frac{\Delta t}{T/2} = 2f\Delta t$ ) given by expression 3.3, function of input phase difference  $\Delta \phi$ .

$$D_{v_{out}} = \frac{\Delta \phi}{\pi} \tag{3.3}$$

Then, the output of the XOR gate can be expressed as a static value  $\overline{V_{out}}$  and harmonics ( $\frac{2}{T}$  frequency at least) as a Fourier series: see the equation 3.4 with  $v_n$  and  $\phi_n$  the amplitude and the phase of the  $n^{th}$  harmonic at the frequency  $\frac{2n}{T}$ .

$$v_{out} = \underbrace{\overline{V_{out}}}_{static} + \underbrace{\sum_{n=1}^{n \to \infty} v_n \sin\left(2\pi \frac{2n}{T}t - \phi_n\right)}_{harmonics}$$
(3.4)

This pulse train is averaged<sup>†</sup> before the VCO to keep only the static signal.

The averaging value of the XOR output could be linked to the pulse width as expressed on 3.5.

$$\overline{V_{out}} = D_{v_{out}} V_{dd} = \frac{2\Delta t}{T} V_{dd}$$
(3.5)

Finally, we could obtain the information about the phase difference  $\Delta \phi$  from the XOR output averaging value using the expression 3.6. This expression allows to show the phase comparator gain  $K_p$ .

<sup>\*</sup>Binary addition  $\equiv$  addition modulo 2.

<sup>&</sup>lt;sup>†</sup>The loop filter acts as a low pass filter, smoothing this full-swing logic-output signal.

3.2. DESCRIPTION 3. PHASE LOCKED LOOP

$$\overline{V_{out}} = \frac{\Delta \phi}{\pi} V_{dd} = K_p \Delta \phi \tag{3.6}$$

The characteristics of an XOR phase comparator is represented in figure 3.4. It is periodic in  $\Delta \phi$  with period of  $2\pi$ . The range  $0 \le \Delta \phi \le \pi$  is the range where the PLL can operate in the locked condition.




Figure 3.4: Periodic characteristic of an XOR phase comparator and a typical operating point. The slope  $K_p$  is the gain of the comparator.

The transfer function of this phase comparator on this linear part is given by expression 3.7.  $K_p$  is called the **gain of the phase detector**.

$$\frac{\overline{V_{out}}}{\Delta \phi} = K_p = \frac{V_{dd}}{\pi} \Big|_{0 \le \Delta \phi \le \pi} \quad [V/Rad]$$
(3.7)

When PLL is in lock condition with this type of comparator, the steady-state phase difference at the inputs is near  $\frac{\pi}{2}$ .

So, this kind of phase comparator generate always an output "digital" signal in the PLL loop. Therefore, despite low-pass filter, it always remain residual ripples, and consequent periodic phase variations.

**Type II phase detector : charge pump** A scheme of a type II phase comparator is given in figure 3.5.




Figure 3.5: Exemple of a type II phase detector and associated characteristic (S. Henzler CMOS Circuit).

By contrast to the type I comparator, the type II phase detector generates output pulses only when there is a phase error between the input and the VCO signal.

• If the two input are in phase: The phase detector looks like an open circuit and the loop filter capacitor then acts as a voltage-storage device, holding the voltage that gives the VCO frequency.

• If the input signal moves away in frequency: The phase detector generates a train of short pulses\*, charging the capacitor of the filter to the new voltage needed to keep the VCO locked.

So, the output pulses disappear entirely when the two signals are in  $lock^{\dagger}$ . This means that there is no ripple present at the output to generate periodic phase modulation in the loop, as there is with the type I phase detector.

# 3.2.2 Voltage Control Oscillator - VCO

The other key ingredient of the PLL, is the VCO. It exist two different types of controlled oscillators:

- Resonant/Harmonic oscillators (≥ 50 MHz)
- Relaxation oscillators (≤ 50 MHz)

For microwave applications, resonant oscillators implemented with devices as LC tank circuit is used. C value is adjusted (tuning) thanks to a varactor diode.

Howevere, we will concentrate on non-microwave applications, and thus on the relaxation oscillators more easily implementable on integrated circuit. This is typically the VCO that we can find in the CD4046 PLL integrated circuit.  $V_{VCO}$  controls the charging and discharging currents through an external capacitor C, and therefore determines the time needed to charge and discharge the capacitor to a pre-determined threshold level. As a result, the frequency  $f_{VCO}$  changes as a function of  $V_{VCO}$ .

If  $V_{VCO}$  evolves, a linear VCO transfer function can be expressed as equation 3.8.

$$\frac{f_{max} - f_{min}}{V_{max} - V_{min}} = K_0 \quad [Hz/V]$$

$$= \frac{f_{VCO}}{V_{VCO}} \quad \text{if no "offset"}$$
(3.8)

In practice  $V_{max}$  is limited by  $V_{DD}$  and  $V_{min}$  by 0V (or  $V_{SS}$ ). Assuming a linear response as in figure 3.6,  $f_{max}$  and  $f_{min}$  are adjusted and therefore fix the gain  $K_0$ .




Figure 3.6: VCO characteristic :  $V_{VCO}$  as a function of  $f_{VCO}$ .

The VCO transfer function can also be expressed using the angular frequency  $\omega_{VCO}$  as eq. 3.9.

$$\frac{\omega_{VCO}}{V_{VCO}} = 2\pi K_0 = K_v \quad [\text{rad/V.s}]$$
 (3.9)

 $\underline{\wedge}$  The VCO gain is generally expressed as a radian frequency per voltage; so its units are rad/V.s even if the "rad" is often omitted.

<sup>\*</sup>The short pulses contain very little energy and are easy to filter out of the VCO control voltage. This results in low ripples.

<sup>&</sup>lt;sup>†</sup>A charge pump phase detector must always have a "dead frequency band" where the phases of inputs are close enough leading to no phase error in the comparator phase. So, charge pump introduce necessarily a significant peak-to-peak jitter, because of drift within the dead frequency band.

 $<sup>^{\</sup>ddagger}$ not implemented on the CD4046 to allow tuning of the  $f_{VCO_0}$  center frequency.

However, for a PLL, this is the phase instead of the frequency which is interesting. It is then more useful to express the phase output of the VCO:

$$\int \omega_{VCO}(t) dt = \phi_{VCO}(t) \quad \to \quad \frac{\omega_{VCO}(s)}{s} = \phi_{VCO}(s)$$
 (3.10)

Then the transfer function between the phase and the input voltage of the VCO is finally given by expression 3.11

$$\frac{\phi_{VCO}(s)}{V_{VCO}(s)} = \frac{K_{\nu}}{s} \tag{3.11}$$

# 3.3 Frequency range

Operating frequency range of a PLL is graphically represented in figure 3.7. Two main frequency ranges appear:

- Lock range
- · Capture range




Figure 3.7: Scope of the 2 main frequency ranges of a PLL : Lock (or Hold) range and Capture range (more or less defines because of "pull-in" effect).

#### **3.3.1** Lock range $2\Delta f_L$

The Lock range (also called Hold range) is the frequency range in which a PLL is able to stay locked. It correspond to a "**static** stable frequency range"; this means that the PLL remains locked if the input signal is a **fixed frequency** signal comprised in this range.

The Lock range is mainly defined by the VCO range.

Figure 3.4 shows that when the phase comparator is used on a PLL, the phase difference  $\Delta\phi$  need to be small enough to stay on a linear regime. So, VCO is used to operate around a center frequency  $f_{VCO_0} = f_0$  and around  $V_{VCO_0} = \frac{V_{dd}}{2}^*$  as it is represented in figure 3.6. Thus,  $\Delta\phi_{max} = \pi$  around this operating point (eq. 3.12 and Fig. 3.4).

$$0 \le \Delta \phi \le \pi \tag{3.12}$$

Knowing that  $\Delta \phi$  must be included in  $[0;\pi]$  range, we can expressed the maximum range in frequency at the output of the VCO as equation 3.13 (from Fig. 3.6  $\rightarrow f_{max} - f_{min} = K_0 V_{dd}$  and Fig. 3.4  $\rightarrow V_{dd} = \pi K_p$ ).

$$f_{max} - f_{min} = \pi K_0 K_p = \frac{K_v K_p}{2}$$
 (3.13)

From this expression, lock range  $2\Delta f_L = f_{max} - f_{min}$  is defined as equation 3.14.

<sup>\*</sup>In this operating point, the two compared signals are in quadrature.

$$2\Delta f_L = \frac{K_v K_p}{2} \tag{3.14}$$

If  $f_{in}$  exceeds  $f_{max}$  (or if  $f_{in}$  becomes smaller than  $f_{min}$ ), the PLL fails to keep  $f_{VCO} = f_{in}$ , and the PLL becomes unlocked. When the PLL is unlocked, the VCO generally oscillates at the frequency  $f_0$  (the "free-running" of the VCO). The lock can be established again if the incoming signal frequency  $f_{in}$  gets close enough to  $f_0$  *i.e.* as close as the Capture range.

The VCO output frequency  $f_{VCO}$  can be plotted (Fig. 3.8) as a function of the input PLL frequency  $f_{in}$ .




Figure 3.8: Hysteretic PLL characteristic.

This characteristic simply shows that  $f_{VCO} = f_{in}$  in the locked condition, and that  $f_{VCO} = f_0$  when the PLL is unlocked. A hysteresis is observed because the Lock range is larger than the Capture range.

# **3.3.2** Capture range $2\Delta f_C$

The capture range is the frequency range where the PLL is able to quickly **lock-in, starting from unlocked condition**. Indeed, in most practical applications, it is desirable that the locked state is obtained within a short time period. So, the capture range point out that the PLL can become locked within "one single-beat". This is called a **lock-in process**. Beyond this frequency range, a **pull-in process** also allows the PLL to lock, but slowly. There is obviously a blurred boundary (Fig. 3.7) between Capture range and pull-in range, but we can notice that:

- · Lock-in process is much faster than pull-in process
- · Capture range is smaller than pull-in range

Capture range refers to the dynamic behavior of the PLL loop. So  $2\Delta f_C$  depends on the loop bandwidth. In the case of a single pole filter and a  $\zeta > 0.5$  damping factor, the Capture range is simply equal to the Lock range.

 $\square$  Capture range is not necessarily centered on  $f_0$ .

# 3.4 Frequency response

For a small phase difference ( $\sin \phi \approx \phi$ ) between PLL input signal and VCO output, PLL can be accurately described by a linear model expressed as regard to the phase instead of frequency. Block diagram of this

linear model is given in figure 3.9.  $\frac{K_{\nu}}{s}$  is the gain of the VCO (small signal analysis) expressed as equation 3.11 as regard to the phase. The loop filter plays a crucial role in the frequency response of the PLL. Its transfer function is called  $H_{filter}(s)$ , or more simply H(s).




Figure 3.9: Block diagram of PLL on phase domain.

The PLL response can be written as 3.15.

$$\frac{\phi_{out}}{\phi_{in}} = \frac{\text{forward gain}}{1 + \text{loop gain}} = \frac{K_p \frac{K_v}{s} H(s)}{1 + K_p \frac{K_v}{s} H(s)}$$
(3.15)

The transfer function H(s) of the filter averages the output of the phase comparator and suppresses noise of the input signal.

# 3.4.1 One pole loop filter

For a simple first order RC filter (Fig. 3.10), the H(s) transfer function is given by expression 3.16




Figure 3.10: One pole filter used as PLL loop filter.

$$H(s) = \frac{V_{out}}{V_{in}} = \frac{1}{1 + RCs}$$
 (3.16)

Using this one pole filter, the PLL response is expressed as 3.17.

$$\frac{\phi_{out}}{\phi_{in}} = \frac{1}{1 + \frac{1}{K_p K_v} s + \frac{RC}{K_p K_v} s^2}$$
(3.17)

Denominator could be rewritten as expression 3.18 to show the natural angular frequency  $\omega_n = 2\pi f_n$  and the damping factor  $\zeta$  of the PLL response.

$$1 + 2\zeta \frac{s}{\omega_n} + \frac{s^2}{\omega_n^2} \begin{cases} \omega_n &= \sqrt{\frac{K_p K_v}{RC}} \\ \zeta &= \frac{1}{2\sqrt{K_p K_v RC}} \end{cases}$$
(3.18)

The natural frequency of the PLL gives information about the response time of the locked system. Moreover, the damping factor inform us to overshoot and ringing. Ideally, the natural frequency should be high and the damping factor should be near unity (critical damping). But, with a single pole filter, it is not possible to control the loop frequency and damping factor independently.

Assuming a critical damping (i.e.  $\zeta = 1$ ) for stable PLL operation :  $RC = \frac{1}{4K_nK_n} \rightarrow \omega_n = 2K_pK_v$ .

In other words, the ability of the PLL to filter the input "frequency noise" is limited by the stable condition of the loop.

# 3.4.2 One pole - one zero loop filter

A One pole - one zero filter allows to adjust independently the bandwidth of the PLL response and the damping factor. It is composed of two resistors and one capacitor (Fig. 3.11). The transfer function of this filter is given in expression 3.19 and plot in figure 3.12. It is characterized by two time constants :  $\tau_1$  and  $\tau_2$ .




Figure 3.11: One pole - one zero filter used as PLL loop filter.




Figure 3.12: Amplitude Bode plot of a one pole (RC=t0) and a one pole - one zero (( $R_1 + R_2$ )C=t1 and  $R_2C$ =t2) filter .

$$H(s) = \frac{V_{out}}{V_{in}} = \frac{1 + \tau_2 s}{1 + \tau_1 s} \begin{cases} \tau_1 &= (R_1 + R_2)C \\ \tau_2 &= R_2C \end{cases}$$
(3.19)

Using this one pole - one zero filter, the PLL response is now expressed as 3.20.

$$\begin{split} \frac{\phi_{out}}{\phi_{in}} &= \frac{K_p \frac{K_v}{s} \frac{1 + \tau_2 s}{1 + \tau_1 s}}{1 + K_p \frac{K_v}{s} \frac{1 + \tau_2 s}{1 + \tau_1 s}} \\ &= \frac{1}{1 + \frac{s}{K_p K_v} \frac{1 + \tau_1 s}{1 + \tau_2 s}} \\ &= \frac{1}{1 + \frac{1 + K_p K_v \tau_2}{K_p K_v} s + \frac{\tau_1}{K_p K_v} s^2} \end{split} \tag{3.20}$$

Denominator could be rewrite as expression 3.21.

$$1 + 2\zeta \frac{s}{\omega_n} + \frac{s^2}{\omega_n^2} \quad \left\{ \begin{array}{rcl} \omega_n &= \sqrt{\frac{K_p K_v}{\tau_1}} \\ \zeta &= \frac{1}{2} \left( \frac{1}{\omega_n \tau_1} + \omega_n \tau_2 \right) \end{array} \right. \tag{3.21}$$

The loop filter components (equation 3.22) can now be calculated independently for a given natural frequency  $f_n$  and damping factor  $\zeta$ .

$$\begin{cases}
\tau_1 = \frac{K_p K_v}{\omega_n^2} \\
\tau_2 = \frac{2\zeta}{\omega_n} - \frac{1}{K_p K_v}
\end{cases}$$
(3.22)

# **TUTORIAL**

# 3.5 Frequency Shift Keying (FSK) demodulation

We will studie the use of a PLL in the case of FSK demodulation. Frequency-shift keying is used for data transfer in space communications. It is a frequency modulation scheme in which digital information is transmitted through two different frequencies: *mark* frequency the "1" (binary ones) and space frequency the "0" (binary zeros). The time domain of a FSK modulated carrier is illustrated in the figures 3.13.




Figure 3.13: Digital information FSK modulated.

### Specification of the FSK modulation studied in this tutorial

- $f_{mark} = 2200 \text{ Hz} \equiv "1"$
- $f_{space} = 2000 \text{ Hz} \equiv "0"$
- bit rate = 300 bit/s \*

**demodulation** To do the FSK demodulation, a specific voltage value is associated to each frequency in order to recovery bit digital data. This is performed by using a PLL (Fig. 3.14) characterized by following specifications:

<sup>\*</sup>In telecommunications the symbol-rate is also named *baud* [Bd]; for binary code 1 Bd = 1 bit/s. In the case of the figure 3.13, the bit rate is equal to  $\frac{1}{t_1} = \frac{1}{t_2 - t_1} = \frac{1}{t_3 - t_2} \dots$ 

- · PLL continuously locked
- Capture range \*  $\Delta 2 f_C \ge 2(f_{mark} f_{space})$
- feedback slightly underdamped :  $\zeta = 0.5^{\dagger}$




Figure 3.14: FSK demodulation using PLL.

• Give the shape of the  $V_{VCO}$  of the figure 3.14 for a  $FSK_{modulation}$  signal following the FSK signal of the Figure 3.13.

### 3.5.1 VCO tuning

VCO of the PLL must provides at its output a square signal whose frequency varies between  $f_{min}$  = 1900 Hz and  $f_{max}$  = 2300 Hz in order to be sure to cover mark and space frequencies. See data sheet to understand the operation of the CD4046 and to determine  $R_1$ ,  $R_2$  and  $C_1$  to obtained a VCO frequency which can go from 1900 Hz to 2300 Hz ( $f_{max} - f_{min} = 2\Delta f_L = 400Hz$ ). The circuit of the CD4046 used as a VCO is given in figure 3.15.

Use the data sheet of the CD4046 to choose  $R_1$ ,  $R_2$  and  $C_1$ :

- 1. Knowing  $f_{max}$  and  $f_{min}$ , what is the ratio  $\frac{R_2}{R_1}$ ? Give the value of  $R_1$  for  $R_2 = 10k\Omega$ .
- 2. Knowing  $f_{min}$  =1900 Hz and  $R_2$  = 10 $k\Omega$ , give the  $C_1$  value.
- 3. How can we adjust the central frequency?
- 4. What happens if we decrease  $R_1$ ?




Figure 3.15: CD4046 used as a VCO.

# 3.5.2 Loop filter and PLL response

We will first use the XOR phase comparator (type I) of the CD4046 associated to a one pole filter (Fig. 3.16).

 $<sup>^*</sup>$ Capture range : frequency range where the PLL is able to lock-in, starting from unlocked condition.

 $<sup>^{\</sup>dagger}\zeta$  is the damping factor of the locked PLL response.




Figure 3.16: PLL locked using the type I comparator associated to a 1<sup>st</sup> order filter.

- 1. Give the value of the product of phase detector gain  $K_p$  [V/Rad] and the VCO gain  $K_v$  [Rad/V.s] :  $K = K_p \times K_v$ .
- 2. Give the value of  $R_3$  for a 100 nF  $C_2$  capacitor of the loop filter knowing that  $\zeta = 0.5$ .
- 3. Give the theoretical value of the frequency lock range  $2\Delta f_L^*$
- 4. Where must be the mark and space frequencies relatively to the locked range?
- 5. What is the natural frequency  $f_n$  of the loop in the case of a one pole RC filter?
- 6. Study the step response of this PLL in the case of a digital information comparable to a slow<sup>†</sup> square signal. What is the maximum bit rate achievable?
- 7. What we need to reach 300 bit/s?

# 3.6 PLL as a frequency multiplier

To recover a clock signal from transmitted digital data, it could be interesting to use a PLL as a frequency multiplier. The scheme of a frequency multiplier is given in figure 3.17.




Figure 3.17: Frequency multiplier.

#### 3.6.1 PLL with one pole - one zero loop filter

We start with the circuit of a simple PLL with a type I phase comparator and a one pole filter.

1. Give the value of R for a 2 nF capacitor C to have a  $f_0 = 20$  kHz.

Express the loop gain of the PLL with one pole filter as in figure 3.18 with  $R_f = 20k\Omega$  and  $C_f = 100nF$ .

<sup>\*</sup>Lock range : frequency range where the PLL is able to stay locked.

<sup>&</sup>lt;sup>†</sup>digital information evolve slowly as compare to the carrier frequencies  $f_{mark}$  and  $f_{space}$ .




Figure 3.18: PLL locked using the type I comparator associated to a 1<sup>st</sup> order  $R_f$  and  $C_f$  filter.

- 2. Compute the value of  $K = K_{\nu}K_{p}$ .
- 3. What is the damping factor of the loop?
- 4. What is the natural frequency of the loop?
- 5. Compute the lock ranges.

We replace the one pole filter  $R_f C_f$  by a **one pole one zero filter** (Fig. 3.19)




Figure 3.19: Filter 1 pole 1 zero.

- 6. Compute the loop gain with a type I comparator and a one pole one zero filter.
- 7. How to choose  $R'_f$  ( $R_f$  and  $C_f$  stay the same as for one pole filter) to have a 0.5 damping factor  $\zeta$ ?

### 3.6.2 Loop with multiplication

Now we want to synthesize a frequency of 20 kHz from a reference frequency  $F_{ref}$  submultiple of  $F_{out}$ . The circuit of the multiplier (by N) is given on figure 3.20. A divider by N is placed between the output of the VCO (pin 4) and the input of the phase comparator (pin 3) as in the figure 3.17. By doing this, we force the VCO to provide a frequency N times larger than the reference one (Eq. 3.23).

The loop with the type I comparator has the disadvantage to ring on harmonics of the input signal. To avoid this problem, it is preferable to use a loop with a type II phase comparator.

$$F_{out} = F_{VCO} = N.F_{ref} \tag{3.23}$$

Considering N values: 1, 2, 4, 6, 8 and 10. A CMOS divide by N counter CD4018 will be used.

- 1. Compare the expression of the transfer function of the PLL multiplier given in figure 3.20 with those without divider.
- 2. What is the value of the damping factor if we keep the previous  $R_f$ ,  $R_f$ , C values of the loop filter?




Figure 3.20: PLL as a frequency multiplier.

- 3. Compute  $R_f$  and  $R_f'$  to have a proper damping factor regardless N (1 to 10). The cutoff frequency of the loop is set to 50 Hz and  $C_f = 1 \mu F$ .
- 4. Give the value of the lock range for each cases:
  - N = 1 and  $F_{ref} = 20kHz$
  - N = 2 and  $F_{ref} = 10kHz$
  - N = 4 and  $F_{ref} = 5kHz$
  - N = 6 and  $F_{ref} = 3.3kHz$
  - N = 8 and  $F_{ref} = 2.5kHz$
  - N = 10 and  $F_{ref} = 2kHz$
- 5. See the data sheet of the CD4018 and suggest a diagram using this device to perform the division by N.

# 3.6.3 Frequency synthesizes

To synthesize a frequency, which is not necessarily a submultiple frequency of a reference frequency  $F_{ref}$ , a second frequency divider (by M) is required. Then, the synthesize frequency could be express as equation 3.24.

$$F_{out} = \frac{N}{M} \times F_{ref} \tag{3.24}$$

The multiplication by N has been previously studied. To build the divider by M, an other CD4018 could be used, at the input of the PLL ( $\frac{F_{ref}}{M}$ ) or after the PLL ( $\frac{NF_{ref}}{M}$ ). Consider a goal synthesis frequency of  $\frac{5F_{ref}}{3}$ .

• Which of the two solutions is the preferred one to be used for  $F_{ref} = 1kHz$ , 10kHz and 30kHz?

# PRACTICAL WORK

## 3.7 Frequency Shift Keying (FSK) demodulation

## 3.7.1 FSK modulation using the function generator

Use the "CH1" of the function generator as a square signal  $\pm 5V$  at 2 kHz. Switch to the modulation function "MOD" (type "FSK"):

- "Fsk Rate" = 150 Hz (use 0.1 Hz to measure  $f_{mark}$  and  $f_{space}$  with multimeter.)
- "Hop Freq" = 2.2 kHz

So, FSK modulation is emulated by the function generator.

• Check the good operation of the modulation by seting the "Fsk Rate" at 0.1Hz. During the 5s of each half period,  $f_{mark}$  and  $f_{space}$  are measured using the frequency meter.

After  $f_{mark}$  and  $f_{space}$  setting, increase the "Fsk Rate" to 150Hz to simulate a digital rate information of 300bit/s.

## 3.7.2 FSK demodulation using a CD4046 PLL

Now, we will study the FSK demodulation by using a CD4046 PLL integrated circuit.

VCO of the CD4046 supply a signal frequency from 1900Hz to 2300Hz which includes  $f_{mark}$  and  $f_{space}$ .

- $f_{min} = 1900 Hz$
- $f_{max} = 2300Hz$

## VCO setting

1. Start to build the VCO as in figure 3.21 with  $C_1 = 100nF$  (or try  $47nF \parallel 33nF$ ) and  $R_2 = 10k\Omega$  and  $R_1 = 10k\Omega$  in series with a  $10k\Omega$  potentiometer. To do the VCO setting, apply successively -5V and +5V to the VCO input and measure the output with the frequency meter. Adjust the value of  $R_1$  of to cover  $f_{min}$  and  $f_{max}$  range.




Figure 3.21: VCO part of the CD4046




Figure 3.22: PLL locked using the type I comparator associated to a 1<sup>st</sup> order filter.

#### PLL with type I comparator

Figure 3.22 shows the PLL connected with type I comparator and a one pole loop filter.  $R_3 = 15k\Omega$  and  $C_2 = 100nF$ .

- 2. Measure the lock range  $(2\Delta f_L)$  and the capture range  $(2\Delta f_C)$  of the loop. To do this, apply a  $\pm 5V$  square signal instead of the FSK modulated signal. Varying the frequency of this signal and check the two input of the comparator simultaneously. Check that  $f_{mark}$  and  $f_{space}$  are in the capture range.
- 3. Connect the FSK modulation to the input of the PLL. Measure the overshoots on the  $FSK_{demodulation}$  for a low frequency bit rate. Deduce if the damping factor of the loop is large or small as compared to 1.
- 4. Increase progressively the bit rate up to 300 bit/s (150 Hz). See the output signal. Conclude.
- 5. What is the maximum bit rate achievable?
- 6. We want to increase the band-width of the loop. To do this, we reduce the capacitance of the  $R_3C_2$  filter. Chose a new value of  $C_2$  to achieve effectively a 300 bit/s. Measure the overshoots for a low frequency bit rate on the first VCO. Deduce if the damping factor of the loop is large or small as compared to 1.
- Disassemble

## 3.8 Frequency multiplier

## 3.8.1 PLL with one pole - one zero loop filter

1. Build the PLL as given on figure 3.23, but without the loop filter to do the VCO setting. Adjust the R value to obtaine a  $f_0 = 20kHz$  with a C = 2.2nF (the input of the VCO is fixed to 2.5 V). R is composed of a  $4.7k\Omega$  resistor in series with a  $10k\Omega$  potentiometer.




Figure 3.23: PLL locked using the type II comparator associated to a one pole one zero  $R_f$ ,  $R_f'$  and  $C_f$  filter.

2. Close the loop with the  $R_f$ ,  $R_f'$  and  $C_f$  one pole one zero filter.  $R_f = 5.6k\Omega$ ,  $R_f' = 1.8k\Omega$  and  $C_f = 100nF$ . Applied to the VCO input a 0-5V square signal. Measure the capture range by sweeping the square frequency. Observe the two phase detector inputs. See also the output of the  $V_{out}$  signal when the loop unlocks. Comment.

## 3.8.2 Loop with multiplication

Now we want to synthesize a frequency of 20 kHz from a reference frequency  $F_{ref}$  submultiple of  $F_{out}$ . The circuit of the multiplier (by N) is given on figure 3.24 with  $R_f = 27k\Omega$ ,  $R_f' = 4.7k\Omega$  and  $C_f = 1\mu F$ .




Figure 3.24: PLL as a frequency multiplier.

Divider by N is realized by a CD4018 as shown on figure 3.25. Give the value of the lock and capture range for each cases:

1. N = 1 and  $F_{ref} = 20kHz$ 




Figure 3.25: CD4018 as a divider by 1, 2, 4, 6, 8 and 10. "dat" need to be connected to the alone Qx corresponding to the desired N value.

- 2. N = 2 and  $F_{ref} = 10kHz$
- 3. N = 4 and  $F_{ref} = 5kHz$
- 4. N = 6 and  $F_{ref} = 3.3kHz$
- 5. N = 8 and  $F_{ref} = 2.5kHz$
- 6. N = 10 and  $F_{ref} = 2kHz$

## 3.8.3 Frequency synthesizes

To synthesize a frequency, which is not necessarily a submultiple frequency of a reference frequency  $F_{ref}$ , a second frequency divider (by M) is required. then, the synthesize frequency could be expressed as equation 3.25.

$$F_{out} = \frac{N}{M} \times F_{ref} \tag{3.25}$$

The multiplication by N is realized by the previous circuit. To do the divider by M, an other CD4018 is used between  $F_{ref}$  and the input of the PLL  $(\frac{F_{ref}}{M})$ .

- Considering a goal synthesis frequency of  $\frac{5F_{ref}}{3}$ , fixe N=10 and M=6.
- □ Disassemble and clean

# 4

# **MODULATION**

## 4.1 Introduction

M a higher frequency carrier such as a radio wave. This frequency transposition (Fig. 4.1) of the information signal (baseband signal) to a higher frequency band (radio frequency) allows to transmit it, through an electromagnetic medium. So, the carrier can be physically transmitted.

Figure 4.1: Modulation as a transposition frequency from baseband to radio frequency.

For communication between satellites and ground station, a carrier higher than some 10 MHz is required due to ionospheric opacity (figure 4.2). In radio communications or switched telephone network for instance, electrical signals can only be transferred over a limited pass-band frequency spectrum, with specific lower and upper cutoff frequencies (channel).




Figure 4.2: Radio atmospheric windows - from wikipedia

Modulation could have other application than electromagnetic transmission, for example for frequency division multiplexing\*. There is also somme cases where the modulation is used to down convert (at lower frequency) a use-full high frequency signal. This down conversion facilitates data-processing as sampling, filtering, detection (*lock-in amplifier*<sup>†</sup>) or amplification (*parametric amplifier*<sup>‡</sup>; *mixer*<sup>§</sup>).

Lots of parameters can be varied to perform a modulation. In the case of simple sine wave (or square wave) carrier, there are three obvious parameters than can be varied:

- **Amplitude** modulation (or Amplitude-Shift Keying for digital modulation) the amplitude of the carrier signal is varied in accordance to the instantaneous amplitude of the modulating signal.
  - Double-SideBand (DSB)
    - \* DSB modulation with carrier used on the AM radio broadcasting band
    - \* DSB modulation with Suppressed-Carrier (DSB-SC) used to reduce the power consumption
  - Single-SideBand (SSB)
    - \* SSB modulation with carrier one sideband suppressed to reduce occupied channel bandwidth
    - \* SSB modulation with Suppressed-Carrier (SSB-SC) to reduce both power and bandwidth
- **Phase** modulation (or Phase-Shift Keying) the phase shift of the carrier signal is varied in accordance to the instantaneous amplitude of the modulating signal.
- **Frequency** modulation (or Frequency-Shift Keying) the frequency of the carrier signal is varied in accordance to the instantaneous amplitude of the modulating signal.

## 4.2 Amplitude modulation

A continuous wave radio-frequency signal (a sinusoidal carrier wave) has its amplitude modulated by the input waveform before transmission. Input waveform changes the amplitude of the carrier wave and creates the envelope of the waveform. A simple form of amplitude modulation, often used for digital communications, is *on-off keying*<sup>¶</sup>. This is used by radio amateurs to transmit Morse code.

Without transmission of the carrier, this modulation is obtained by simple multiplication of an input signal by carrier signal. Figure 4.3 shows waveform and spectrum of a multiplication of a sine-wave input signal  $(f_s)$  by a sine-wave carrier  $(f_0)$ .

Indeed, multiplication transposes the input signal S at either side of the C carrier frequency (frequency domain). Each sideband is equal in bandwidth to that of the modulating signal, and is a mirror image of the other. Moreover, for demodulation consideration, the carrier is generally added (see figure 4.4 and equation 4.1 with k a factor corresponding to the proportion of carrier added) forming a full amplitude modulation AM, with carrier transmission, as waveform illustrated at the end of the figure 4.3.

$$AM \equiv S \times C + \frac{C}{k} \tag{4.1}$$

Most of the time, the carrier signal C is only a sine wave as expressed in equation 4.2.

$$C = C_0 \sin\left(2\pi f_0 t\right) \tag{4.2}$$

<sup>\*</sup>Frequency division multiplexing is a technique by which the total bandwidth available in a communication medium is divided into a series of non-overlapping frequency sub-bands (channels), each of which is used to carry a separate signal.

<sup>&</sup>lt;sup>†</sup>A lock-in amplifier is a type of amplifier that can extract a signal with a known carrier wave from an extremely noisy environment. It uses mixing, through a frequency mixer, to transpose the input signal to low-frequency.

<sup>&</sup>lt;sup>‡</sup>Parametric amplifier is a highly sensitive ultra-high-frequency or microwave amplifier having as its basic element a device whose reactance can be varied periodically following a pumping frequency.

 $<sup>\</sup>S$ A frequency mixer is a nonlinear electrical circuit that creates new frequency signals at the sum and difference of the original frequencies (as a multiplier).

<sup>&</sup>lt;sup>¶</sup>a type of amplitude-shift keying in which binary data is represented by the presence or absence of a carrier.




Figure 4.3: Time waveform and spectrum of a double side band amplitude modulation without (SxC) and with (SxC+C) transmission of the carrier.




Figure 4.4: Scheme of amplitude modulator.

Input signal could also be expressed (Eq. 4.3) as a single tone signal for a simple example (Figures 4.3 and 4.5).

$$S = S_0 \sin(2\pi f_S t) \tag{4.3}$$

In these conditions, amplitude modulation is given by equation 4.4.

$$AM = S_0 \sin(2\pi f_S t) \times C_0 \sin(2\pi f_0 t) + \frac{C_0}{k} \sin(2\pi f_0 t)$$

$$= \underbrace{\frac{S_0 C_0}{2} \left[\cos(2\pi (f_0 - f_S) t) - \cos(2\pi (f_0 + f_S) t)\right]}_{\text{SideBands}} + \underbrace{\frac{C_0}{k} \sin(2\pi f_0 t)}_{\text{Carrier}}$$

$$(4.4)$$

Using trigonometric functions\*, equation 4.4 clearly shows that amplitude modulation produces, in addition to the adjacent sidebands  $f_0 - f_S$  and  $f_0 + f_S$ , a signal with power concentrated at the carrier frequency  $f_0$ . Amplitude modulation resulting in two sidebands and a carrier is called *double side band amplitude modulation* (DSB). This simplest kind of amplitude modulation is **inefficient** because of the large fraction of wasted power for transmission of the carrier and in the <u>redundancy</u> of information signal in the two sidebands.

<sup>\*</sup> $\sin(a)\sin(b) = \frac{\cos(a-b)-\cos(a+b)}{2}$ 

**Increasing the efficiency**: The carrier and/or one sideband may be suppressed at the expense of increased transmitter and receiver complexity. For reception, suppression of the carrier imply to restore it by the use of a local oscillator generated by a phase locked loop for example. Whereas in the case of carrier transmission, a simple rectifier diode could be used for demodulation (detection).

Suppressing both the carrier and one of the sidebands also reduces bandwidth occupancy. This is single-sideband modulation (SSB), widely used in amateur radio and other low consumption communication applications.

#### 4.2.1 Modulation index

The modulation index (also called "modulation depth") quantify the evolution of the carrier signal around its unmodulated level. It is defined differently in each modulation scheme. In the case of amplitude modulation, modulation index m is the ratio between the **"envelope" amplitude**  $S_0C_0$  and the **unmodulated transmitted carrier amplitude**  $\frac{C_0}{k}$  (defined as expression 4.5).

$$m = kS_0 \tag{4.5}$$

Indeed, modulation index referred to a normalized comparison between modulation amplitude and carrier amplitude. So, the expression 4.4 could be rewrite by factoring C which is common to the envelope amplitude and to the carrier (eq. 4.6). Finally, a normalization of the carrier amplitude added, leads to highlight m:

$$AM = C_0 \sin(2\pi f_0 t) \left[ \frac{1}{k} + S_0 \sin(2\pi f_S t) \right] = \frac{C}{k} \left[ 1 + \underbrace{kS_0}_{m} \sin(2\pi f_S t) \right]$$
(4.6)

So if carrier amplitude varies by 50% above and below its unmodulated level, the modulation index is equal to 0.5.  $m = S_0$  in the case of full adding of the carrier i.e. k = 1. Figure 4.5 shows in time domain and frequency domain, the waveform of amplitude modulation for different modulation index.




Figure 4.5: Different modulation index, from 50% (m = 0.5) to 200% (m = 2) and without carrier (m =  $\infty$ ) in time domain and frequency domain.

Given in the spectrum representation (Fig4.5), the amplitude at each frequency can be easily obtained by using the equation 4.4. Techniques to graphically estimate the modulation index are also reported on these two figures for  $m \le 1$  (usual case).

Graphic estimation of the modulation index given by expression 4.7 is easy to use for  $m \le 1$ . However, if m > 1, it could be more complicated to estimate  $V_{max}$ ,  $V_{min}$ , and therefore m. In practice, the modulation index is generally comprised between 0 and 1.

$$m = \frac{V_{max} - V_{min}}{V_{max} + V_{min}} \begin{cases} \text{with } S_0 C_0 = \frac{V_{max} - V_{min}}{2} \\ \text{and } \frac{C_0}{k} = \frac{V_{max} + V_{min}}{2} \end{cases}$$
(4.7)

Indeed, if the modulation index is larger than 100 %, the input signal is distorted and could not be demodulated correctly. But a too small modulation index gives a large fraction of the power of the transmitted signal to the useless carrier signal alone.

However, in the case of AM without carrier  $(\frac{1}{k} = 0)$ , the modulation index is  $\infty$ .

## 4.3 Amplitude demodulation

Demodulation is used to recover the information content (S) from the modulated carrier wave. Demodulation is traditionally used in connection with radio receivers, but many other systems need demodulators.

There are two main methods used to demodulate AM signals:

- 1. Envelope detection
- 2. Multiplication

## 4.3.1 Envelope demodulation

An amplitude modulated signal can be rectified without requiring a coherent\* demodulator. For example, the signal can be passed through an envelope detector: a rectifier diode D and a low-pass RC filter as shown on figure 4.6. The output S' will follow the same curve as the input baseband signal S (Fig. 4.7). Only a DC *offset* (inversely proportional to the modulation index) remains and is easily removed by using a high pass filter (as a coupling capacitor). Note that the polarity of the diode does not matter in the presented case of single-phase rectifiers.




Figure 4.6: Scheme of a simple envelope demodulator.

Rectifying can be modelized by an absolute value function<sup>†</sup> : "||" and Low Pass Filtering is noted "LPF". So, envelope detection can be expressed as equation 4.8.

$$LPF\left[\left|S \times C + \frac{C}{k}\right|\right] \propto S + cst$$
 (4.8)

• The rectifier may be in the form of a single diode D, or anything that will pass current in one direction only<sup>‡</sup>.

<sup>\*</sup>Coherence describes all properties of the correlation between physical quantities. In the case of amplitude demodulation, it referred to the need of use a local oscillator C' locked (synchronized) to the carrier C. As opposed to envelope demodulation which doesn't need local oscillator at all.

<sup>&</sup>lt;sup>†</sup>Absolute value correspond in fact to a full-wave rectification requiring larger number of diodes. However, the single-phase rectification shown in figure 4.6 only introduce a factor of 0.5 in the demodulated amplitude.

 $<sup>^{\</sup>ddagger}$ Many natural substances exhibit rectifiyng behavior, which is why envelope demodulation was the earliest demodulation technique used in radio.




Figure 4.7: **Waveform of an envelope detection :** Signal S, Carrier C, AM with a unity modulation index S×C+C, Rectifying as an absolute value  $|S\times C+C|$  and low pass filtering LPF( $|S\times C+C|$ ) for a complete reconstruction of the input signal S.

• The filter is usually a RC low-pass type when the difference in frequency between the signal and the carrier is very large\*. Furthermore, the filter function can sometimes be achieved by the limited frequency response of the rectifier itself.

However, only amplitude modulation with a modulation index smaller than 100% can be demodulated by envelope detection. Indeed, for a modulation index larger than 100%, or downright without carrier, envelope detection introduces necessarily large distortions. Figure 4.8 shows, for example, a rectifying detection of an amplitude modulation without carrier (S×C). In this extreme case where  $m = \infty$ , the demodulated signal is roughly a sine wave, but at twice (!) the frequency of the input signal.

To avoid this kind of distortions, a coherent demodulation is required.

#### Product demodulation 4.3.2

The product detector, illustrated by figure 4.9, **multiplies** the incoming modulated signal AM by the signal of a local oscillator C'. C' need to have the same frequency and phase as the carrier C of the incoming signal<sup> $\dagger$ </sup>. The original S signal is finally recover after low pass **filtering** (LPF) and suppression of the DC offset (eq. 4.9).

$$LPF\left[\left(S \times C + \frac{C}{k}\right) \times C'\right] \propto S + cst$$
 (4.9)

Using the same example as for modulation equation 4.4 and for C' = C, a product detection before the filtering could be expressed as equation 4.10. Using trigonometric functions<sup>‡</sup>, this expression shows that the information content S is restored in the base-band  $f_S$ , while the carrier and harmonics are pushed around  $2 f_0$  and are therefore easily filtered.

$$C \times \left(S \times C + \frac{C}{k}\right)$$

$$= C_{0} \sin\left(2\pi f_{0}t\right) \left\{ \frac{S_{0}C_{0}}{2} \left[\cos\left(2\pi (f_{0} - f_{S})t\right) - \cos\left(2\pi (f_{0} + f_{S})t\right)\right] + \frac{C_{0}}{k} \sin\left(2\pi f_{0}t\right) \right\}$$

$$= \frac{S_{0}C_{0}^{2}}{2} \left[\sin\left(2\pi f_{0}t\right)\cos\left(2\pi (f_{0} - f_{S})t\right) - \sin\left(2\pi f_{0}t\right)\cos\left(2\pi (f_{0} + f_{S})t\right)\right]$$

$$+ \frac{C_{0}^{2}}{k} \sin^{2}\left(2\pi f_{0}t\right)$$

$$= \frac{S_{0}C_{0}^{2}}{4} \left[\sin\left(2\pi (2f_{0} - f_{S})t\right) + \sin\left(2\pi f_{S}t\right) - \sin\left(2\pi (2f_{0} + f_{S})t\right) + \sin\left(2\pi f_{S}t\right)\right]$$

$$+ \frac{C_{0}^{2}}{2k} \left[1 - \cos\left(2\pi 2f_{0}t\right)\right]$$

$$= \frac{S_{0}C_{0}^{2}}{4} \left[2 \frac{\sin\left(2\pi f_{S}t\right) + \sin\left(2\pi (2f_{0} - f_{S})t\right) - \sin\left(2\pi (2f_{0} + f_{S})t\right)\right] + \frac{C_{0}^{2}}{2k} \left[1 - \cos\left(2\pi 2f_{0}t\right)\right]}{\text{radio frequency + DC -- filtered}}$$

$$(4.10)$$

Figure 4.10 gives the waveform to illustrate this product detection in the particular case where k = $C_0 = S_0 = 1$ . In this case, equation 4.10 can be simplified as equation 4.11. This last equation highlights the different spectral lines of the demodulated signal before filtering (DC,  $f_S$ ,  $2f_0 - f_S$ ,  $2f_0$  and  $2f_0 + f_S$ ).

In the case of AM radio broadcast, a carrier from few 100 kHz to few MHz is used for 10 kHz signal bandwidth (audio.). Regarding satellite communications, frequency carrier is of the order of several GHz; far away the signal bandwidth. For these kind of applications of the modulation, a simple first order low-pass filter is generally enough to attenuate residuals carrier harmonics.

<sup>†</sup> If C' is in opposite-phase as compare to C, the demodulated signal is always = 0! ‡  $\sin(a)\cos(b) = \frac{\sin(a+b)+\sin(a-b)}{2}$ ;  $\sin^2(a) = \frac{1-\cos(2a)}{2}$ ;  $\sin(-a) = -\sin(a)$ 




Figure 4.8: Waveform of an envelope detection of an amplitude modulation without transmission of the carrier: Signal S, AM without carrier S×C, Rectifying as an absolute value  $|S\times C|$  and low pass filtering LPF( $|S\times C|$ ). This figure clearly shows distortions introduced by envelope detection in the case of modulation index larger than 100%. Signal resulting from envelope detection is at twice the frequency of the input signal. We also can see other harmonics  $4f_S$ ,  $6f_S$ , ... in the spectrum.

$$\begin{array}{c|c}
AM & & \\
C' & & \times \\
\end{array}$$

$$\begin{array}{c}
R \\
& \\
& \\
C
\end{array}$$

$$\begin{array}{c}
C \\
& \\
\end{array}$$

Figure 4.9: Simplified scheme of a product demodulator.

$$=\underbrace{\frac{1}{2}}_{DC} + \underbrace{\frac{1}{2}\sin(2\pi f_S t)}_{f_S} + \underbrace{\frac{1}{4}\sin(2\pi(2f_0 - f_S)t)}_{2f_0 - f_S} - \underbrace{\frac{1}{2}\cos(2\pi 2f_0 t)}_{2f_0} - \underbrace{\frac{1}{4}\sin(2\pi(2f_0 + f_S)t)}_{2f_0 + f_S}$$
(4.11)

The difference between envelope and product detection results on the lower number of harmonics introduced by coherent technique as compared to rectifying. Spectrum frequencies higher than  $2f_0$  are shown in figure 4.11 for the two demodulation techniques. This comparison of the demodulated signal before filtering highlights harmonics at  $4f_0$  introduced by rectifying.

But hight frequency part of the spectrum can be easily filtered. Then the main difference between envelope and product detection is that the second technique can demodulate both amplitude modulation with or with-out carrier. So modulation without or with reduced carrier, *i.e.* with m > 100%, requires necessarily (to avoid distortion as shown on figure 4.8) this kind of coherent demodulation. Figure 4.12 shows demodulation of a modulated signal without carrier ( $S \times C$ ).

This product detection of a modulated signal without carrier can be expressed as equation 4.12. We see in this expression, the baseband demodulated signal and the radio frequency signal that we need to filter. Finally, it appears that there is no DC on this demodulated signal. This is due to the absence of carrier.

$$C \times S \times C$$

$$= C_0 \sin(2\pi f_0 t) \frac{S_0 C_0}{2} \left[ \cos(2\pi (f_0 - f_S) t) - \cos(2\pi (f_0 + f_S) t) \right]$$

$$= \frac{S_0 C_0^2}{2} \left[ \sin(2\pi f_0 t) \cos(2\pi (f_0 - f_S) t) - \sin(2\pi f_0 t) \cos(2\pi (f_0 + f_S) t) \right]$$

$$= \frac{S_0 C_0^2}{4} \left[ \sin(2\pi (2f_0 - f_S) t) + \sin(2\pi f_S t) - \sin(2\pi (2f_0 + f_S) t) + \sin(2\pi f_S t) \right]$$

$$= \frac{S_0 C_0^2}{4} \left[ 2 \sin(2\pi f_S t) + \sin(2\pi (2f_0 - f_S) t) - \sin(2\pi (2f_0 + f_S) t) \right]$$
radio frequency - filtered




Figure 4.10: **Waveform of a product detection :** Signal S, Carrier C, AM signal  $S \times C + C$ , demodulation  $C \times (S \times C + C)$  and low pass filtering LPF[ $C \times (S \times C + C)$ ].




Figure 4.11: **Rectified** vs **Multiplied AM** demodulated signal. Rectifying introduce higher frequency harmonics. The difference is also visible on the bottom of the time frames.




Figure 4.12: **Waveform of a product detection of an amplitude modulation without transmission of the carrier:** Signal S, AM without carrier  $S \times C$ , Demodulation by product  $S \times S \times C$  and low pass filtering LPF( $S \times S \times C$ ). With this product detection, there is no distortion, even if the carrier is not transmitted. Moreover, due to the fact that there is no carrier, there is no DC signal (*offset*) associated to the demodulated signal S'.

# **TUTORIAL**

We plan to transmit an information content (S) from 0-30kHz baseband frequencies to a radio channel (C) centered around 200kHz.

## 4.4 Double Side Bande Amplitude Modulation

Considering S and C, two sine waves at  $f_S = 30 \, kHz$  and  $f_0 = 200 \, kHz$  respectively:

- $\bullet \ S = S_0 \cos \left( 2\pi f_S t \right)$
- $C = C_0 \cos(2\pi f_0 t)$

#### 4.4.1 Modulation without carrier transmission

Starting by a simple multiplication  $AM_1 = S \times C$  as figure 4.13.

$$S \circ \longrightarrow X \longrightarrow AM_1$$

Figure 4.13: Modulation by simple multiplication.

- 1. Give the expression of  $S \times C$  while revealing frequencies which form the modulated signal.
- 2. Plot the spectrum of  $AM_1$ .
- 3. What is the value of the modulation index?
- 4. What happens if the carrier C is a square signal ? Plot the  $AM_1$  spectrum in this case.
- 5. Now, plot the  $AM_1$  spectrum in the case of a sin-wave carrier C, but with a non monochromatic input signal. Consider the spectrum of S given on figure 4.14. Do not forget to take into account the negative part of the spectrum.
- 6. What happens if the frequency carrier  $f_0$  is lower than 30 kHz? Plot the  $AM_1$  spectrum in the case of a sine-wave carrier C at  $f_0 = 20$  kHz. What can we expect from such a modulation?



Figure 4.14: Spectrum of the information content S.

## 4.4.2 The use of an AD633 as multiplier

The AD633 device, is an analog multiplier including a summing input Z useful to add carrier for a complete amplitude modulation. The expression of the output pin W of the AD633 as a function of inputs is given on equation 4.13.

$$W = \frac{(X_1 - X_2) \times (Y_1 - Y_2)}{10V} + Z \tag{4.13}$$

Figure 4.15 gives the pin configuration of the AD633 and connections to build a simple multiplication  $S \times C$ . Inverting input  $X_2$  and  $Y_2$  are not used and connected to ground.




Figure 4.15: Pin configuration of an AD633 - Top view.

- 1. Considering  $S = 6V\sin(2\pi \ 30 \text{kHz}\ t)$  and  $C = 10V\sin(2\pi \ 200 \text{kHz}\ t)$ ; what is the numerical expression of the  $AM_1(t)$  modulated signal ?
- 2. What would happen if S and C had an amplitude of 12V?

#### 4.4.3 Product detection

- 1. Propose a scheme using another AD633 to realize the demodulation of  $AM_1$ .
- 2. Plot the spectrum of the output of the second multiplier before filtering.
- 3. What is the cut-off frequency needed to restore S? Give numerical value of filter elements\* needed to achieved a complete demodulation.
- 4. Plot the spectrum after filtering.

#### 4.4.4 Modulation with carrier transmission using an AD633

A modulation with transmission of the carrier could be expressed as  $AM_2 = \frac{C \times S}{10V} + C$ .

1. Propose a simple modification of the scheme of the figure 4.15 to obtain  $AM_2$ , using a unique AD633 device.

<sup>\*</sup>Choose R value =  $1 k\Omega$ .

- 2. What is the numerical expression of the  $AM_2(t)$  modulated signal showing the modulation index? What is the modulation index value?
- 3. Plot the spectrum of  $AM_2$ .

## 4.4.5 Modulation index adjustment

Now, we want to change the modulation index of this amplitude modulation. To do this we used an operational amplifier (TL081) to adjust the amplitude of the carrier added to the product  $S \times C$ .




Figure 4.16: Scheme of amplitude modulator with possibility to change the index factor.

- 1. Give the expression of the gain *G* obtained using the operational amplifier (10  $k\Omega$  potentiometer =  $R_1$ ; 1  $k\Omega = R_2$ ).
- 2. Give the expected range of modulation index m using the potentiometer from  $0 \Omega$  to  $10k\Omega$ .
- 3. Taking into account the 50  $\Omega$  output impedance of the generator which supply C, what is the range of m?
- 4. Using a  $\mu$ A741 or TL081 as a variable gain amplifier; what is its smaller available cutoff frequency for each amplifier? Comment.
- 5. Plot the spectrum of  $AM_3$  for an index modulation of 2, 1 and 0.5.

## 4.4.6 Enveloppe detection

Consider the rectifier of the figure 4.17:




Figure 4.17: Scheme of a half wave rectifier.

- 1. Give the output voltage of the rectifier for a sine wave input signal (assuming that the diode is ideal *i.e.* without threshold).
- 2. Give the output voltage in the case of a  $0.6\,\mathrm{V}$  threshold voltage for a sine wave input signal of  $0.5\,\mathrm{V}$ ,  $1\,\mathrm{V}$  and  $6\,\mathrm{V}$  amplitude.
- 3. What happens if we invert the polarity of the diode?

Now, we consider the envelope detector of the figure 4.18:

- 4. Give the output voltage of the rectifier for a sine wave input signal (ideal diode).
- 5. What is the expression of the cutoff frequency  $f_c$  associated to this detector?




Figure 4.18: Envelope detector.

- 6. What happens for an input sine-wave of frequency smaller than  $f_c$ ?
- 7. Same question for an input sine-wave of frequency larger than  $f_c$ .
- 8. Plot the output signal (time domain) for a sine wave at a frequency =  $f_c$ .

We will use this detector to demodulate  $AM_3$  with an index factor  $m \le 1$ .

- 9. Considering  $f_S = 30kHz$  and  $f_0 = 200kHz$ , what range of cutoff frequency do we need to demodulate  $AM_3$ ?
- 10. Calculate R and C values\* for a first order  $f_C = 50 \text{ kHz}$  low pass filter.
- 11. What is the attenuation of the first "carrier harmonic"?

<sup>\*</sup>Choose R value = 1  $k\Omega$ 

# PRACTICAL WORK

## 4.5 Amplitude modulation as a simple multiplication

#### 4.5.1 Modulation

Using the AD633 multiplier, achieve the multiplication 4.19 of two sine waves issued from the function generator :

 $CH_1$ : sine wave of 200kHz and  $10V_{pp}$ 

 $CH_2$ : sine wave of 30kHz and  $6V_{pp}$ 




Figure 4.19: Pin configuration of an AD633 for multiplication (top view).

Check that the output of the AD633 correspond well to the multiplication of the two inputs. Use the FFT function of your oscilloscope ( $Math\ function \rightarrow FFT$ ) to watch the spectrum of this modulation.

- 1. Measure and plot the waveform and the spectrum of the obtained modulation.
- 2. What would happen if the two sine waves was  $12V_{pp}$ ? Do not try.
- 3. Use a square signal on the  $CH_1$  (carrier) instead of sine wave. Measure and plot the waveform and the spectrum of the modulation. Lower frequencies for better view of the wave form.
- 4. Restore the sine wave on  $CH_1$ , and change  $CH_2$  (signal) from sine to square. Measure and plot the waveform and the spectrum of the modulation.
- 5. Finally, choose two square signals as for carrier and for signal. Comment.

#### 4.5.2 Product detection

- 1. Build a second multiplier AD633 (as for modulation Fig. 4.19) to demodulate  $AM_1$  (first part of the figure 4.20).
- 2. Measure and plot the waveform and the spectrum of the demodulated signal.
- 3. Build the R-C low-pass filter (Fig. 4.20) to attenuate carrier harmonics. Measure and plot the waveform and the spectrum of the filtered signal.
- 4. Same question using a square carrier.




Figure 4.20: Product demodulator.

## 4.5.3 Modulation with adding carrier

A modulation with transmission of the carrier, and a unity modulation index, could be built using the scheme of the figure 4.21.




Figure 4.21: Pin configuration of an AD633 for amplitude modulation with carrier.

Build the modulator and check that the output of the AD633 correspond well to an amplitude modulation with carrier.

1. Measure and plot the waveform and the spectrum of the obtained modulation.

To adjust the index factor, a variable gain G between the signal from the  $CH_1$  and the summing input Z is required. Build this variable gain amplifier, by using a TL081 biased under  $\pm 12V$ , following the scheme given in figure 4.22.




Figure 4.22: Scheme of variable gain amplifier.

Use this amplifier in the modulator between the  $CH_1$  and the summing input Z. Observe the evolution of the index factor on the output of the modulator  $AM_3$ .

- 2. Measure and plot the two extreme cases of index modulation reach.
- 3. Try to determine  $m_{min}$  and  $m_{max}$  by using time waveform. In practice, which effects limit the m range?

## 4.5.4 Envelope detection

Build the rectifier following the figure 4.23:




Figure 4.23: Scheme of a half wave rectifier.

- 1. Check the operation of the rectifier, using a  $6V_{pp}$  sine-wave. Plot the waveform of the output signal  $V_{out}$ .
- 2. Place a capacitor in parallel with the resistor (Fig. 4.24) to obtain  $f_C = 40kHz$ . Measure this cutoff frequency.
- 3. Connect the modulated signal to the input of the rectifier. Measure and plot output waveform and spectrum of the rectifier with and without the capacitor. Repeat this measurement for a modulation index from 0.5, 1 to 2. Comment.




Figure 4.24: Envelope detector.

□ Disassemble and clean

# **APPENDIX A**

# POLYNOMIALS FILTER TABLES

Butterworth, Chebyshev (3 dB and 1 dB), Bessel and Legendre polynomials tables needed for filter synthesis:

```
n Butterworth polynomials

2 s^2 + 1.4142s + 1

3 (s+1)(s^2+s+1)

4 (s^2+0.7654s+1)(s^2+1.8478s+1)

5 (s+1)(s^2+0.618s+1)(s^2+1.618s+1)

6 (s^2+0.5176s+1)(s^2+1.4142s+1)(s^2+1.9319s+1)

7 (s+1)(s^2+0.445s+1)(s^2+1.247s+1)(s^2+1.8019s+1)

8 (s^2+0.3902s+1)(s^2+1.1111s+1)(s^2+1.6629s+1)(s^2+1.9616s+1)

9 (s+1)(s^2+0.3473s+1)(s^2+s+1)(s^2+1.5321s+1)(s^2+1.8794s+1)
```

```
n Chebyshev polynomials (ripple 3dB \equiv \epsilon = 1 \rightarrow H_{0_{evenn}} = 2^{-0.5} \approx 0,707)

2 1.4125s^2 + 0.9109s + 1

3 (3.3487s + 1)(1.1916s^2 + 0.3559s + 1)

4 (5.1026s^2 + 2.0984s + 1)(1.1073s^2 + 0.1886s + 1)

5 (5.6328s + 1)(2.6525s^2 + 0.7619s + 1)(1.0683s^2 + 0.1172s + 1)

6 (11.2607s^2 + 3.2132s + 1)(1.9164s^2 + 0.4003s + 1)(1.0473s^2 + 0.0801s + 1)

7 (7.9061s + 1)(4.8959s^2 + 1.1159s + 1)(1.5942s^2 + 0.2515s + 1)(1.0347s^2 + 0.0582s + 1)

8 (19.8831s^2 + 4.3139s + 1)(3.1163s^2 + 0.5732s + 1)(1.4213s^2 + 0.1747s + 1)(1.0265s^2 + 0.0443s + 1)

9 (10.1756s + 1)(7.8967s^2 + 1.4585s + 1)(2.365s^2 + 0.3561s + 1)(1.3164s^2 + 0.1294s + 1)(1.0209s^2 + 0.0348s + 1)
```

```
n Chebyshev polynomials (ripple 1dB \equiv \epsilon = 0.5 \rightarrow H_{0_{evenn}} = \frac{1}{\sqrt{1+0.5^2}} \approx 0,894)

2 0.907s^2 + 0.9956s + 1

3 (2.023s + 1)(1.0058s^2 + 0.497s + 1)

4 (3.5791s^2 + 2.4113s + 1)(1.0136s^2 + 0.2828s + 1)

5 (3.454s + 1)(1.0118s^2 + 0.181s + 1)(2.3293s^2 + 1.0911s + 1)

6 (1.793s^2 + 0.6092s + 1)(1.0093s^2 + 0.1255s + 1)(8.0188s^2 + 3.7217s + 1)

7 (4.868s + 1)(1.0073s^2 + 0.092s + 1)(1.5303s^2 + 0.3919s + 1)(4.3393s^2 + 1.6061s + 1)

8 (1.0058s^2 + 0.0704s + 1)(2.9337s^2 + 0.8754s + 1)(1.382s^2 + 0.2755s + 1)(14.2326s^2 + 5.0098s + 1)


9 (6.276s + 1)(1.2896s^2 + 0.2054s + 1)(1.0047s^2 + 0.0556s + 1)(2.2801s^2 + 0.5566s + 1)(7.0242s^2 + 2.1033s + 1)
```

n	Bessel polynomials
2	$0.618s^2 + 1.3616s + 1$
3	$(0.756s+1)(0.4771s^2+0.9996s+1)$
4	$(0.4889s^2 + 1.3396s + 1)(0.3889s^2 + 0.7742s + 1)$
5	$(0.665s+1)(0.3245s^2+0.6215s+1)(0.4128s^2+1.1401s+1)$
6	$(0.2756s^2 + 0.513s + 1)(0.3504s^2 + 0.9686s + 1)(0.3887s^2 + 1.2217s + 1)$
7	$(0.593s+1)(0.238s^2+0.4332s+1)(0.301s^2+0.8303s+1)(0.3394s^2+1.0944s+1)$
8	$(0.2087s^2 + 0.3727s + 1)(0.2621s^2 + 0.7202s + 1)(0.2979s^2 + 0.9753s +$
	$1)(0.3161s^2 + 1.1112s + 1)$
9	$(0.538s+1)(0.231s^2+0.6319s+1)(0.1854s^2+0.3257s+1)(0.2635s^2+0.8710s+$
	$1)(0.2834s^2 + 1.0243s + 1)$


n	Legendre polynomials
2	$s^2 + 1.4142s + 1$
3	$(1.612s+1)(1.0744s^2+0.7417s+1)$
4	$(1.0552s^2 + 0.4889s + 1)(2.3213s^2 + 2.5522s + 1)$
5	$(2.136s+1)(1.0406s^2+0.3196s+1)(2.0115s^2+1.5614s+1)$
6	$(1.7155s^2 + 1.06s + 1)(1.0313s^2 + 0.2376s + 1)(3.9963s^2 + 3.508s + 1)$
7	$(2.617s+1)(1.0241s^2+0.1765s+1)(1.5102s^2+0.7171s+1)(3.2679s^2+2.2825s+1)(1.5102s^2+0.7171s+1)(3.2679s^2+2.2825s+1)(3.2675$
	1)
8	$(1.3927s^2 + 0.5411s + 1)(1.0195s^2 + 0.1405s + 1)(5.9688s^2 + 4.3832s + 1)(5.9688s^2 + 1)(5.96888s^2 + 1)(5.96888s^2 + 1)(5.96888s^2 + 1)(5.96888s^2 + 1)(5.96888s^2 + 1)(5.968888s^2 + 1)(5.9688$
	$1)(2.6116s^2 + 1.5684s + 1)$
9	$(3.07s+1)(1.3043s^2+0.4103s+1)(2.1574s^2+1.0724s+1)(1.0158s^2+0.1119s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s+1)(1.0158s^2+0.1158s^2+0.1158s+1)(1.0158s^2+0.1158s^2$
	$1)(4.7851s^2 + 2.9606s + 1)$

# **APPENDIX B**

# FREQUENCY RESPONSE OF POLYNOMIAL FILTERS



Butterworth, Chebishev 3dB and Chebishev 1dB low pass filter n=2 to 5



Bessel and Legendre low pass filter n=2 to 5

# **APPENDIX C**

# TL081 DATA SHEET

## TL081.

# GENERAL PURPOSE J-FET SINGLE OPERATIONAL AMPLIFIERS


- WIDE COMMON-MODE (UP TO V<sub>CC</sub><sup>+</sup>) AND DIFFERENTIAL VOLTAGE RANGE
- LOW INPUT BIAS AND OFFSET CURRENT 1
- HIGH INPUT IMPEDANCE J-FET INPUT STAGE
- INTERNAL FREQUENCY COMPENSATION
- HIGH SLEW RATE : 16V/µs (typ)

#### DESCRIPTION

The TL081, TL081A and TL081B are high speed J–FET input single operational amplifiers incorporating well matched, high voltage J–FET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset currents, and low offset voltage temperature coefficient.

## PIN CONNECTIONS (top view)



- 1 Offset null 1
- 2 Inverting input
- 3 Non-inverting
- 4 V<sub>CC</sub>
- 5 Offset null 2
- 6 Output
- 7 V<sub>CC</sub><sup>+</sup> 8 - N.C.

## ORDER CODE

Part Number	Temperature Range			
TL081M/AM/BM	-55°C, +125°C			
TL081I/AI/BI	-40°C, +105°C			
TL081C/AC/BC	0°C, +70°C			
Example: TL081CD, TL081IN				

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	М, АМ, ВМ	TL081I, AI, BI	C, AC, BC	Unit
V <sub>CC</sub>	Supply voltage - note 1)		±18		
Vi	Input Voltage - note <sup>2)</sup>		±15		
V <sub>id</sub>	Differential Input Voltage - note 3)		±30		
P <sub>tot</sub>	Power Dissipation		680		mW
	Output Short-circuit Duration - note 4)		Infinite		
T <sub>oper</sub>	Operating Free-air Temperature Range	-55 to +125 -40 to +105 0 to +70		°C	
T <sub>stg</sub>	Storage Temperature Range		-65 to +150		

## **ELECTRICAL CHARACTERISTICS**

# $V_{CC} = \pm 15V$ , $T_{amb} = +25$ °C

Symbol	Parameter		TL081I,M,AC,AI,AM, BC,BI,BM			TL081C		Unit
±V <sub>opp</sub>			Min.	Тур.	Max.	Min.	Тур.	
±V <sub>opp</sub>	Output Voltage Swing $T_{amb} = +25^{\circ}C$ $T_{min} \le T_{amb} \le T_{max}$	$RL = 2k\Omega$ $RL = 10k\Omega$ $RL = 2k\Omega$ $RL = 10k\Omega$	10 12 10 12	12 13.5		10 12 10 12	12 13.5	V
SR	Slew Rate ( $T_{amb}$ = +25°C) $V_{in}$ = 10V, $R_L$ = 2k $\Omega$ , $C_L$ = 100pF, unity gain		8	16		8	16	V/µs
GBP	Gain Bandwidth Product ( $T_{amb} = +25^{\circ}C$ ) $V_{in} = 10$ mV, $R_L = 2$ k $\Omega$ , $C_L = 100$ pF, $f = 100$ kHz		2.5	4		2.5	4	MHz
Ri	nput Resistance			10 <sup>12</sup>			10 <sup>12</sup>	Ω
e <sub>n</sub>	Equivalent Input Noise Voltage $R_S = 100\Omega, f = 1 \text{KHz}$			15			15	$\frac{\text{nV}}{\sqrt{\text{Hz}}}$

# **APPENDIX D**

# LM311 DATA SHEET

# LM311 Comparator


The LM311 series is a monolithic, low input current voltage comparator. The device is also designed to operate from dual

**EMIT** 

or single supply voltage.

6 BAL/STRB

**BALANCE** 



Power supply voltage : single 5.0V to ±15V

Offset voltage null capability.

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Total Supply Voltage	Vcc	36	V
Output to Negative Supply Voltage LM311	Vo - VEE	40	V
Ground to Negative voltage	VEE	-30	V
Differential Input Voltage	V <sub>I</sub> (DIFF)	30	V
Input Voltage	Vı	±15	V

## Electrical Characteristics

(V<sub>CC</sub> = 15V, T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Voltage Gain	GV		40	200	-	V/mV
Response Time	T <sub>RES</sub>		-	200	-	ns
		Io =50mA, V <sub>I</sub> ≤ -10mV	-	0.75	1.5	
Saturation Voltage	VSAT	V <sub>CC</sub> ≥ 4.5V, V <sub>EE</sub> =0V IO =8mA, V <sub>I</sub> ≤ -10mV,	-	0.23	0.4	V

# **APPENDIX E**

# ZENER DIODES DATA SHEET


# **Zener Voltage Regulators**


#### **Features**

- Zener Voltage Range 3.3 V to 200 V
- ESD Rating of Class 3 (>16 kV) per Human Body Model
- Surge Rating of up to 180 W @ 8.3 ms
- Maximum Limits Guaranteed on up to Six Electrical Parameters
- Pb-Free Packages are Available\*

**ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$  unless otherwise noted,  $V_F = 1.2 \text{ V Max}$  @  $I_F = 1.0 \text{ A}$  for all types)

Symbol	Parameter
VZ	Reverse Zener Voltage @ I <sub>ZT</sub>
I <sub>ZT</sub>	Reverse Current
Z <sub>ZT</sub>	Maximum Zener Impedance @ I <sub>ZT</sub>
I <sub>ZK</sub>	Reverse Current
Z <sub>ZK</sub>	Maximum Zener Impedance @ I <sub>ZK</sub>
I <sub>R</sub>	Reverse Leakage Current @ V <sub>R</sub>
V <sub>R</sub>	Breakdown Voltage
I <sub>F</sub>	Forward Current
V <sub>F</sub>	Forward Voltage @ I <sub>F</sub>
IR	Maximum Surge Current @ T <sub>A</sub> = 25°C
$\Delta V_Z$	Reverse Zener Voltage Change
I <sub>ZM</sub>	Maximum DC Zener Current





# **APPENDIX F**

# **BDX54 DATA SHEET**

BDX54/A/B/C :

Power Darlington TRComplement to BDX53

Hammer Drivers, Audio Amplifiers Applications
Power Liner and Switching Applications

# **PNP Epitaxial Silicon Transistor**

1.Base 2.Collector 3.Emitter


Absolute Maximum Ratings T<sub>C</sub>=25°C unless otherwise noted


Symbol	Parameter	Value	Units
V <sub>CBO</sub>	Collector-Base Voltage : BDX54	- 45	V
V <sub>CEO</sub>	Collector-Emitter Voltage : BDX54	- 45	V
$V_{EBO}$	Emitter-Base Voltage	- 5	V
I <sub>C</sub>	Collector Current (DC)	- 8	Α
I <sub>CP</sub>	*Collector Current (Pulse)	- 12	Α
I <sub>B</sub>	Base Current	- 0.2	Α

## Electrical Characteristics T<sub>C</sub>=25°C unless otherwise noted

Symbol	Parameter	Test Condition	Min.	Max.	Units
I <sub>EBO</sub>	Emitter Cut-off Current	$V_{EB} = -5V, I_{C} = 0$		- 2	mA
h <sub>FE</sub>	* DC Current Gain	V <sub>CE</sub> = - 3V, I <sub>C</sub> = - 3A	750		

<sup>\*</sup> Pulse Test: PW=300µs, duty Cycle =1.5% Pulsed





# **APPENDIX G**


# RECTIFIER DATA SHEET

## 1N4001 THRU 1N4007

GENERAL PURPOSE SILICON RECTIFIER VOLTAGE RANGE 50 TO 1000 Volts Current 1 Ampere

#### **FEATURES**

Low forward voltage drop
High current capability
High reliability
High surge current capability
Exceeds environmental standards of MIL-S-19500/228



#### **ELECTRICAL CHARACTERISTICS\***

Rating	Symbol	Тур	Max	Unit
Maximum Instantaneous Forward Voltage Drop, (i <sub>F</sub> = 1.0 Amp, T <sub>J</sub> = 25°C)	v <sub>F</sub>	0.93	1.1	V
Maximum Full-Cycle Average Forward Voltage Drop, (I <sub>O</sub> = 1.0 Amp, T <sub>L</sub> = 75°C, 1 inch leads)	V <sub>F(AV)</sub>	-	0.8	V
Maximum Reverse Current (rated DC voltage) $ (T_J = 25^{\circ}\text{C}) \\ (T_J = 100^{\circ}\text{C}) $	I <sub>R</sub>	0.05 1.0	10 50	μА
Maximum Full-Cycle Average Reverse Current, (I <sub>O</sub> = 1.0 Amp, T <sub>L</sub> = 75°C, 1 inch leads)	I <sub>R(AV)</sub>	-	30	μA

### **MAXIMUM RATINGS**

Rating	Symbol	1N4001	1N4002	1N4003	1N4004	1N4005	1N4006	1N4007	Unit
*Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	V <sub>RRM</sub> V <sub>RWM</sub> V <sub>R</sub>	50	100	200	400	600	800	1000	V
*Non-Repetitive Peak Reverse Voltage (halfwave, single phase, 60 Hz)	V <sub>RSM</sub>	60	120	240	480	720	1000	1200	٧
*RMS Reverse Voltage	V <sub>R(RMS)</sub>	35	70	140	280	420	560	700	٧
*Average Rectified Forward Current (single phase, resistive load, 60 Hz, T <sub>A</sub> = 75°C)	I <sub>O</sub>		1.0			Α			
*Non-Repetitive Peak Surge Current (surge applied at rated load conditions)	I <sub>FSM</sub>	30 (for 1 cycle)				Α			
Operating and Storage Junction Temperature Range	T <sub>J</sub> T <sub>stg</sub>		-65 to +175			°C			

# **APPENDIX H**

# LM158 DATA SHEET

## LM158 Low Power Dual Operational Amplifiers

## **General Description**

The LM158 series consists of two independent, high gain, internally frequency compensated operational amplifiers which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op amp circuits which now can be more easily implemented in single power supply systems. For example, the LM158 series can be directly operated off of the standard +5V power supply voltage which is used in digital systems and will easily provide the required interface electronics without requiring the additional ±15V power supplies.

Unique Characteristics

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

## **Absolute Maximum Ratings**

Supply Voltage, V<sup>+</sup> 32V

Differential Input Voltage 32V

Input Voltage -0.3V to +32V

#### **Electrical Characteristics**

Parameter	Conditions	Min	Тур
Large Signal	$V^+ = 15V, T_A = 25^{\circ}C,$		
Voltage Gain	$R_L \ge 2 \text{ k}\Omega$ , (For $V_O = 1V$	50	100
	to 11V)		

## **Advantages**

- Two internally compensated op amps
- Eliminates need for dual supplies
- Allows direct sensing near GND and V<sub>OUT</sub> also goes to GND

#### **Features**

- Internally frequency compensated for unity gain
- Large dc voltage gain: 100 dB
- Wide bandwidth (unity gain): 1 MHz
- Wide power supply range:
  - Single supply: 3V to 32V
  - or dual supplies: ±1.5V to ±16V
- Very low supply current drain (500 μA)—essentially independent of supply voltage
- Low input offset voltage: 2 mV
- Input common-mode voltage range includes ground
- Differential input voltage range equal to the power supply voltage

**DIP/SO Package** 

■ Large output voltage swing

OUTPUT A

INVERTING INPUT A

NON-INVERTING

GND

# 2 OUTPUT 8 A B O INVERTING INPUT 8

NON-INVERTING

# **APPENDIX I**

# CD4046 DATA SHEET

#### **CD4046BC** Micropower Phase-Locked Loop **General Description**

The CD4046BC micropower phase-locked loop (PLL) con- ■ Wide supply voltage range: 3.0V to 18V sists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or ■ Low frequency drift: 0.06%/°C at V<sub>DD</sub> = 10V capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a 0° phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an . output signal (VCO Out) whose frequency is determined by the voltage at the  $\ensuremath{\text{VCO}_{\text{IN}}}$  input, and the capacitor and resistors connected to pin C1<sub>A</sub>, C1<sub>B</sub>, R1 and R2.

The source follower output of the VCO<sub>IN</sub> (demodulator Out) is used with an external resistor of 10 k $\Omega$  or more.


The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.


## **Features**

- Low dynamic power consumption: 70 μW (typ.) at  $f_0 = 10 \text{ kHz}$ ,  $V_{DD} = 5V$
- VCO frequency:1.3 MHz (typ.) at V<sub>DD</sub> =10V
- with temperature
- High VCO linearity: 1% (typ.)

### Applications

- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discrimination
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Tone decoding
- **FSK** modulation
- Motor speed control





	Using Phase	Comparator I	Using Phase Comparator II		
Characteristics	VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset	
	R2 = ∞		R2 = ∞		
VCO Frequency	Nexx  Vege Vege Vege Vege Vege Vege Vege Veg	VERY VERY VERY VERY VERY VERY VERY VERY	Van	NAX 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
For No Signal Input	VCO in PLL system will adjust		VCO in PLL system will adjust to		
	to center frequency, fo		lowest operating frequency, f <sub>min</sub>		
Frequency Lock	2 f <sub>L</sub> = full VCO frequency range				
Range, 2 f <sub>L</sub>	$2 I_L = I_{max} - I_{min}$				
Frequency Capture Range, 2 f <sub>C</sub>	11 182 E E	$2f_{\mathbb{C}} \approx \frac{1}{\pi}\sqrt{\frac{2\pif_{\mathbb{L}}}{\tau1}}$			
Loop Filter Component Selection	NO-KI ORFI	For 21 <sub>C</sub> , see Ref.	$f_{\mathbb{C}}=f_{\mathbb{L}}$		
Phase Angle Between	90° at center frequency (fo), approximating		Always 0° in lock		
Single and Comparator	0° and 180° at ends of lock range (2 f <sub>L</sub> )				
Locks on Harmonics	ocks on Harmonics Yes		No		
of Center Frequency					
Signal Input Noise	High		Low		
Rejection			1		

#### Design Information

This information is a guide for approximating the value of in addition to the given design information, refer to Figure external components for the CD446B in a phase-locked, 5 Figure 6, Figure 7 for R1, R2 and C1 component selecloop system. The selected external components must be tions. within the following ranges III, R2 ± 10 k1, R<sub>2</sub> ± 10 k1, R<sub>3</sub> ± 0 k1, R<sub>3</sub>

		Using Phase Comparator I		Using Phase Comparator II		
Characteristics		VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset	
		R2 = ∞		R2 = ∞		
1	VCO Component	Given: fo-	Given: fo and fL.	Given: f <sub>max</sub> .	Given: f <sub>min</sub> and f <sub>max</sub> .	
	Selection	Use fo with	Calculate f <sub>min</sub>	Calculate fo from	Use f <sub>min</sub> with	
1		Figure 5 to	from the equation	the equation	Figure 6 to	
		determine R1 and C1.	$t_{min} = t_o - t_L$	$f_0 = \frac{f_{\text{max}}}{2}$	to determine R2 and C1.	
			Use f <sub>min</sub> with Figure 6 to determine R2 and C1.	10 - 2	Calculate	
			Calculate f <sub>max</sub>		f <sub>max</sub> f <sub>min</sub>	
			f <sub>min</sub>	Use f <sub>o</sub> with Figure 5 to determine R1 and C1.	Use	
			from the equation		f <sub>max</sub> f <sub>min</sub>	
			$\frac{f_{\text{max}}}{f_{\text{min}}} = \frac{f_0 + f_L}{f_0 - f_L}.$		with Figure 7	
ł					to determine ratio	
			Use f <sub>max</sub>		R2/R1 to obtain R1.	
			f <sub>min</sub> with Figure 7			
1			to determine ratio R2/			
			R1 to obtain R1.			

# **APPENDIX J**

# CD4018 DATA SHEET

## CMOS Presettable Divide-By-'N' Counter

High-Voltage Types (20-Volt Rating)

■ CD4018B types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating, CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the  $\overline{Q}5$ ,  $\overline{Q}4$ ,  $\overline{Q}3$ ,  $\overline{Q}2$ ,  $\overline{Q}1$  signals, respectively, back to the DATA input. Divide-by-9, 7, 5; or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018B units. The counter is advanced one count at the positive clocksignal transition. Schmitt Trigger action on the clock line permits unlimited clock rise and fall times. A high RESET signal clears the counter to an all-zero condition. A high PRESET-ENABLE signal allows information on the JAM inputs to preset the counter. Anti-lock gating is provided to assure the proper counting sequence.

The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

# CD4018B Types

- Medium speed operati
  VDD VSS = 10 V
  Fully static operation 10 MHz (typ.) at

- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- = 5-V, 10-V, and 15-V parametric ratings
- 0-V, 10-V, and 10-V parametric ratings

   Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C

   Noise margin (full package-temperature
  range) = 1 V at V<sub>DD</sub> = 5 V

  2 V at V<sub>DD</sub> = 10 V


  2.5 V at V<sub>DD</sub> = 15 V

   Meets all requirements of JEDEC Tentative

  Standard No. 138 "Standard Sociétications

- Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### TERMINAL DIAGRAM Top View



## Applications:

 Fixed and programmable divide-by-10, 9, 8, 7, 6, 5, 4, 3, 2 counters

**FUNCTIONAL DIAGRAM** 

PRESET 10

CLOCK H

6 g x


11<u>-</u> 04


- Fixed and programmable counters greater than 10
- Programmable decade counters
- Divide-by-"N" counters/frequency synthesizers
- Frequency division
- Counter control/timers

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to VSS Terminal) ......-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to VDD +0.5V DC INPUT CURRENT, ANY ONE INPUT





# **APPENDIX K**

# **AD633 DATA SHEET**


# **AD633 Analog Multiplier**

#### PRODUCT DESCRIPTION

The AD633 is a functionally complete, four-quadrant, analog multiplier. It includes high impedance, differential X and Y inputs and a high impedance summing input (Z). The low impedance output voltage is a nominal 10 V full scale provided by a buried Zener. The AD633 is the first product to offer these features in modestly priced 8-lead plastic DIP and SOIC packages.

The AD633 is laser calibrated to a guaranteed total accuracy of 2% of full scale. Nonlinearity for the Y-input is typically less than 0.1% and noise referred to the output is typically less than 100  $\mu V$  rms in a 10 Hz to 10 kHz bandwidth. A 1 MHz bandwidth, 20 V/ $\mu$ s slew rate, and the ability to drive capacitive loads make the AD633 useful in a wide variety of applications where simplicity and cost are key concerns.

The AD633's versatility is not compromised by its simplicity. The Z-input provides access to the output buffer amplifier, enabling the user to sum the outputs of two or more multipliers, increase the multiplier gain, convert the output voltage to a current, and configure a variety of applications.




#### **FEATURES**

Four-Quadrant Multiplication
Low Cost 8-Lead Package
Complete—No External Components Req
Laser-Trimmed Accuracy and Stability
Total Error Within 2% of FS
Differential High Impedance X and Y Inputs
High Impedance Unity-Gain Summing Input
Laser-Trimmed 10 V Scaling Reference
APPLICATIONS

Multiplication, Division, Squaring Modulation/Demodulation, Phase Detection Voltage-Controlled Amplifiers/Attenuators/

#### CONNECTION DIAGRAMS 8-Lead Plastic DIP (N) Package



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage ± 18 V
Internal Power Dissipation <sup>2</sup> 500 mW
Input Voltages <sup>3</sup> ±18 V
Output Short Circuit Duration . Indefinite

TRANSFER FUNCTION		$W = \frac{(X_1 - X_2)(Y_1 - Y_2)}{10 V} + Z$			
Parameter	Conditions	Min	Тур	Max	Unit
MULTIPLIER PERFORMANCE Total Error T <sub>MIN</sub> to T <sub>MAX</sub> Scale Voltage Error Supply Rejection Nonlinearity, X Nonlinearity, Y X Feedthrough Y Feedthrough Output Offset Voltage	$-10 \text{ V} \le \text{X}, \text{ Y} \le +10 \text{ V}$ SF = 10.00 V Nominal $V_S = \pm 14 \text{ V}$ to $\pm 16 \text{ V}$ $X = \pm 10 \text{ V}, Y = +10 \text{ V}$ $Y = \pm 10 \text{ V}, X = +10 \text{ V}$ Y Nulled, $X = \pm 10 \text{ V}$ X Nulled, $Y = \pm 10 \text{ V}$		±1 ±3 ±0.25% ±0.01 ±0.4 ±0.1 ±0.3 ±0.1	±1 ±0.4 ±1 ±0.4 ±50	% Full Scale mV
DYNAMICS Small Signal BW Slew Rate Settling Time to 1%	$V_{O} = 0.1 \text{ V rms}$ $V_{O} = 20 \text{ V p-p}$ $\Delta V_{O} = 20 \text{ V}$		1 20 2		MHz V/μs μs
OUTPUT NOISE Spectral Density Wideband Noise	f = 10 Hz to 5 MHz f = 10 Hz to 10 kHz		0.8 1 90		μV/√Hz mV rms μV rms
OUTPUT Output Voltage Swing Short Circuit Current	$R_L = 0 \Omega$	±11	30	40	V mA
INPUT AMPLIFIERS Signal Voltage Range	Differential Common Mode	±10 ±10	. 5	+30	V V
Offset Voltage X, Y CMRR X, Y Bias Current X, Y, Z Differential Resistance	$V_{CM} = \pm 10 \text{ V}, f = 50 \text{ Hz}$	60	±5 80 0.8 10	±30 2.0	mV dB μA ΜΩ

#### FUNCTIONAL DESCRIPTION

The AD633 is a low cost multiplier comprising a translinear core, a buried Zener reference, and a unity gain connected output amplifier with an accessible summing node. Figure 1 shows the functional block diagram. The differential X and Y inputs are converted to differential currents by voltage-to-current converters. The product of these currents is generated by the multiplying core. A buried Zener reference provides an overall scale factor of 10 V. The sum of  $(X\times Y)/10 + Z$  is then applied to the output amplifier. The amplifier summing node Z allows the user to add two or more multiplier outputs, convert the output voltage to a current, and configure various analog computational functions.




Figure 1. Functional Block Diagram (AD633JN Pinout Shown)

Inspection of the block diagram shows the overall transfer func-

$$W = \frac{(X_1 - X_2)(Y_1 - Y_2)}{10 V} + Z$$
 (Equation 1)

#### ERROR SOURCES

Multiplier errors consist primarily of input and output offsets, scale factor error, and nonlinearity in the multiplying core. The input and output offsets can be eliminated by using the optional trim of Figure 2. This scheme reduces the net error to scale factor errors (gain error) and an irreducible nonlinearity component in the multiplying core. The X and Y nonlinearities are typically 0.4% and 0.1% of full scale, respectively. Scale factor error is typically 0.25% of full scale, The high impedance Z input should always be referenced to the ground point of the driven system, particularly if this is remote. Likewise, the differential X and Y inputs should be referenced to their respective grounds to realize the full accuracy of the AD633.




Figure 2. Optional Offset Trim Configuration

#### APPLICATIONS

The AD633 is well suited for such applications as modulation and demodulation, automatic gain control, power measurement, voltage controlled amplifiers, and frequency doublers. Note that these applications show the pin connections for the AD633JN pinout (8-lead DIP), which differs from the AD633JR pinout (8-lead SOIC).

#### Multiplier Connections

Figure 3 shows the basic connections for multiplication. The X and Y inputs will normally have their negative nodes grounded, but they are fully differential, and in many applications the grounded inputs may be reversed (to facilitate interfacing with signals of a particular polarity, while achieving some desired output polarity) or both may be driven.




Figure 3. Basic Multiplier Connections

#### Squaring and Frequency Doubling

As Figure 4 shows, squaring of an input signal, E, is achieved simply by connecting the X and Y inputs in parallel to produce an output of  $E^2/10$  V. The input may have either polarity, but the output will be positive. However, the output polarity may be reversed by interchanging the X or Y inputs. The Z input may be used to add a further signal to the output.




Figure 4. Connections for Squaring

When the input is a sine wave E sin  $\omega t$ , this squarer behaves as a frequency doubler, since

$$\frac{\left(E\sin\omega t\right)^2}{10\ V} = \frac{E^2}{20\ V} \left(1 - \cos 2\ \omega t\right) \tag{Equation 2}$$

Equation 2 shows a dc term at the output which will vary strongly with the amplitude of the input, E. This can be avoided using the connections shown in Figure 5, where an RC network is used to generate two signals whose product has no dc term. It uses the identity:

$$\cos \theta \sin \theta = \frac{1}{2} (\sin 2 \theta)$$
 (Equation 3)




Figure 5. "Bounceless" Frequency Doubler

At  $\omega_{\rm o}=1/{\rm CR},$  the X input leads the input signal by  $45^{\circ}$  (and is attenuated by  $\sqrt{2}),$  and the Y input lags the X input by  $45^{\circ}$  (and is also attenuated by  $\sqrt{2}).$  Since the X and Y inputs are  $90^{\circ}$  out of phase, the response of the circuit will be (satisfying Equation 3):

$$W = \frac{1}{(10 V)} \frac{E}{\sqrt{2}} \left( \sin \omega_o t + 45^\circ \right) \frac{E}{\sqrt{2}} \left( \sin \omega_o t - 45^\circ \right)$$

$$= \frac{E^2}{(40 V)} \left( \sin 2 \omega_o t \right)$$
(Equation 4)

which has no dc component. Resistors R1 and R2 are included to restore the output amplitude to 10 V for an input amplitude of 10 V.

The amplitude of the output is only a weak function of frequency: the output amplitude will be 0.5% too low at  $\omega$  = 0.9  $\omega_{\rm os}$  and  $\omega_{\rm o}$  = 1.1  $\omega_{\rm o}.$ 

#### Generating Inverse Functions

Inverse functions of multiplication, such as division and square rooting, can be implemented by placing a multiplier in the feedback loop of an op amp. Figure 6 shows how to implement a square rooter with the transfer function

$$W = \sqrt{-(10 V)E}$$
 (Equation 5)

for the condition E<0.




Figure 6. Connections for Square Rooting




Figure 7. Connections for Division

Likewise, Figure 7 shows how to implement a divider using a multiplier in a feedback loop. The transfer function for the

$$W = -\left(10V\right)\frac{E}{E_X}$$
 (Equation 6)




Figure 8. Connections for Variable Scale Factor

#### Variable Scale Factor

In some instances, it may be desirable to use a scaling voltage other than 10 V. The connections shown in Figure 8 increase the gain of the system by the ratio (R1 + R2)/R1. This ratio is limited to 100 in practical applications. The summing input, S, may be used to add an additional signal to the output or it may be grounded.

#### Current Output

The AD633's voltage output can be converted to a current output by the addition of a resistor R between the AD633's W and Z pins as shown in Figure 9 below. This arrangement forms




Figure 9. Current Output Connections

the basis of voltage controlled integrators and oscillators as will be shown later in this Applications section. The transfer function of this circuit has the form

$$I_O = \frac{1}{R} \frac{(X_1 - X_2)(Y_1 - Y_2)}{10 V}$$
 (Equation 7)

#### Linear Amplitude Modulator

The AD633 can be used as a linear amplitude modulator with no external components. Figure 10 shows the circuit. The carrier and modulation inputs to the AD633 are multiplied to produce a double-sideband signal. The carrier signal is fed forward to the AD633's Z input where it is summed with the double-sideband signal to produce a double-sideband with carrier output.

#### Voltage Controlled Low-Pass and High-Pass Filters

Figure 11 shows a single multiplier used to build a voltage controlled low-pass filter. The voltage at output A is a result of filtering,  $E_S$ . The break frequency is modulated by  $E_C$ , the control input. The break frequency, f2, equals

$$f_2 = \frac{E_C}{(20 V)\pi RC}$$
 (Equation 8)

and the rolloff is 6 dB per octave. This output, which is at a high impedance point, may need to be buffered.

The voltage at output B, the direct output of the AD633, has same response up to frequency f<sub>1</sub>, the natural breakpoint of RC

$$f_1 = \frac{1}{2 \pi RC}$$
 (Equation 9)

then levels off to a constant attenuation of  $f_1/f_2 = E_C/10$ .




Figure 10. Linear Amplitude Modulator

For example, if  $R = 8 \text{ k}\Omega$  and  $C = 0.002 \mu\text{F}$ , then output A has a pole at frequencies from 100 Hz to 10 kHz for E<sub>C</sub> ranging from 100 mV to 10 V. Output B has an additional zero at 10 kHz (and can be loaded because it is the multiplier's low impedance output). The circuit can be changed to a high-pass filter Z interchanging the resistor and capacitor as shown in Figure 12 below.




Figure 11. Voltage Controlled Low-Pass Filter




Figure 12. Voltage Controlled High-Pass Filter

#### Voltage Controlled Quadrature Oscillator

Figure 13 shows two multipliers being used to form integrators with controllable time constants in a 2nd order differential equation feedback loop. R2 and R5 provide controlled current output operation. The currents are integrated in capacitors C1 and C2, and the resulting voltages at high impedance are applied to the X inputs of the "next" AD633. The frequency control input, E<sub>C</sub>, connected to the Y inputs, varies the integrator gains with a calibration of 100 Hz/V. The accuracy is limited by the Y-input offsets. The practical tuning range of this circuit is 100:1. C2 (proportional to C1 and C3), R3, and R4 provide regenerative feedback to start and maintain oscillation. The diode bridge, D1 through D4 (1N914s), and Zener diode D5 provide economical temperature stabilization and amplitude stabilization at ±8.5 V by degenerative damping. The output from the second integrator (10 V sin  $\omega t$ ) has the lowest distortion.

#### AGC AMPLIFIERS

Figure 14 shows an AGC circuit that uses an rms-dc converter to measure the amplitude of the output waveform. The AD633 and A1, 1/2 of an AD712 dual op amp, form a voltage controlled amplifier. The rms dc converter, an AD736, measures the rms value of the output signal. Its output drives A2, an integrator/comparator, whose output controls the gain of the voltage controlled amplifier. The 1N4148 diode prevents the output of A2 from going negative. R8, a 50 kΩ variable resistor, sets the circuit's output level. Feedback around the loop forces the voltages at the inverting and noninverting inputs of A2 to be equal, thus the AGC.




Figure 13. Voltage Controlled Quadrature Oscillator





Figure 14. Connections for Use in Automatic Gain Control Circuit

# **APPENDIX L**

# SIGNAL DIODE DATA SHEET



Forward current as a function of forward voltage.